Received-SPF: pass (google.com: domain of linux-kernel+bounces-175826-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249;
From: Pankaj Gupta <pankaj.gupta@nxp.com>
Date: Fri, 10 May 2024 18:57:29 +0530
Subject: [PATCH 3/4] arm64: dts: imx8ulp-evk: add nxp secure enclave
 firmware
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240510-imx-se-if-v1-3-27c5a674916d@nxp.com>
References: <20240510-imx-se-if-v1-0-27c5a674916d@nxp.com>
In-Reply-To: <20240510-imx-se-if-v1-0-27c5a674916d@nxp.com>
To: Jonathan Corbet <corbet@lwn.net>, Rob Herring <robh+dt@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>
Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, 
 devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, Pankaj Gupta <pankaj.gupta@nxp.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?Y0ZEVWw2ZFZYaVJCZE1lSWNlK3ptejBtR2ppWForaEsvaTNjRjhCSGZFL21n?=
 =?utf-8?B?RWcxSHNobXVGcjZ1TExLNzliVnE2dnIzaVJ0TDQ1YUxOMmJZWHRRR3hiZzl6?=
 =?utf-8?B?bElyRW5hRWdVWTRhUGNMN0FSRWF2NHZsbUt4WHRkbDNQaWl4R1d1WlBJMWxK?=
 =?utf-8?B?UUxSOG9yTlNadytzdHlMUm1DSEZFcjJwM0ZUZTkzcGx5eUYrZlAwamd5Y3NC?=
 =?utf-8?B?cjhWcDd6ZjQvVWNaU1NHQ0U1RGErL0IwZWhyQ2tJNEk5L0ttZ1hPamV4d2Mv?=
 =?utf-8?B?b0pteHU0ZXVmMnhTQkNhRWl1Z0p1TXE3bFJ5SkpwemlxNVc4RDV6QnVwbW93?=
 =?utf-8?B?ZGlkRG1Tb3BlcHAwd0dWNWlQdll1bnhPMnhGa21oa2hYRzlqMG1HZmI5V1Rx?=
 =?utf-8?B?d0VlcU4wWlVZK2VWOFFkMHkrU0FWZGdyMU4wUE5XR014Sk93YmRMNkdQQ0Yw?=
 =?utf-8?B?bHptbEcrUDF0Nk9tR1dtWVNVd01GdFlScTRkd0ZVMFFEZGpuSk5zUk1SYXh4?=
 =?utf-8?B?TEhEeXQxMFN1YTBaSjFLcElmRXFyY1BRV0FDL1g4UDNHTjcvY3pRU3dOelQ2?=
 =?utf-8?B?YTVsRENkSXBieWZjQmQ5SGd5UGpYNXBLVVZhSy9XM25sUVQxV1FuT2QrMlhi?=
 =?utf-8?B?ZmNGK1pjRmVDK3Y5RkJmMDhvUXorMFozSEdETXlPUUVxcUpjemlIR1NNOFI5?=
 =?utf-8?B?a1ByTEFQbytHWXB2c0U5SE02OExScGRlTUxyeldHWWpDcE9MaFhsSDdIRkli?=
 =?utf-8?B?THNienJ6OW9PZThHSHZ1L1dZUkoycjZ2TmI2SVRHWWZoWkd0eklaK1ZQZ3hy?=
 =?utf-8?B?b09vSXl6cEV0MEk1cWxiR25MRjBXWU1MSXEvU2FIeWZkbjNWaXNUS3YraXgw?=
 =?utf-8?B?S3VLNGNJL2tCK040RkRnWElWRy84QjI4MlpISTd4Z1B3a1ZxQUNnbzlQU3ZJ?=
 =?utf-8?B?aWlvQ0d1U09XcGVQM2pWak50UlBPZHozTVVjdEtKRzFCNTFSUUg4MG5pdCth?=
 =?utf-8?B?U0VzL2ZtcXFJN25jdG50WEFLVDBsenYxaDFna2Y4NjczN2pPOHJuTGt6NVFy?=
 =?utf-8?B?RVNjUnhubHp0VjQ4dWc0bTVoSlkwcGdXRllNaHpWeVFWOEZUMFZHZXVxSGdG?=
 =?utf-8?B?UzhMVC9mMWVZUXExL1l0K2lCaDY3MFNhVlVSWHBoZmlDQmhNZlBpY1hHb09P?=
 =?utf-8?B?dmVtMmszaldTN0ZUdExLTTNOOWFhQjZmVHpxM0pJSlhsSUZLWk1MY3FzZm5J?=
 =?utf-8?B?TVY4NmVybC9ySHgyMlpmeVJuZ3pGU0ZRU3oxWWRYeG9ibVRYUjhxK256eXJN?=
 =?utf-8?B?L0VnOGRWTGpjWm02WmF5dkt4QkdjUHJGdHU3YU9ZcGNRTEpETVRCdVdrNnAv?=
 =?utf-8?B?Q2o4WlB4T0hCVW9kdFhreFdSNW1MVTM3dThxSU11Y2liN1ZRRUE0ZGwvK3VP?=
 =?utf-8?B?cVdLdGJ2NStWdEVQN2NBbzFyMmNnVys0cFJENnoxUDRISW9ZWFpvN2dmTmpT?=
 =?utf-8?B?ZVZiYUtPR2NWc1JXTnhMNFQzOFF4dlJIWGFIWjMyWis1NldjSXRFRVZqSW1h?=
 =?utf-8?B?L1JaTWZLRHB1SnFHWGZJUVExNjRoS1dpbU9kSk1xSEJQVnIvaUtKcUh2ckRW?=
 =?utf-8?B?dDgxY3NHMmZtb1JHUlJwaFBwMUUzVE53UWR1dlBPWDBKWlJkV3lwb0tqVGwr?=
 =?utf-8?B?clc2VHBpRUFkRXU0QjlocnBlalJ3bFo1TmcwNjJpYVNtOFZLYiswbzhRaE5M?=
 =?utf-8?B?UmtoM2RrWk85bWVKWll2Tm5ZTUdHMnMwd3NCcDdNczlmcGFGSFZCR0M4VnJF?=
 =?utf-8?B?dklmSVQxKy9aQVI2NFQ4bmRGRlArcEhpWEJDNUovUnBVOFhLd3g5Z0lsckM4?=
 =?utf-8?B?WlZRSmVPVEg4NGxZbGhoWGM0MmFMMzAzL1BTVzAwM0kxS1BYWDJTT1kzdEhl?=
 =?utf-8?B?TzN5ckxPVDVBOXg2Y1dQNTJmQlI4bE1mRUg0eWRHYUIzeUxmMzRqaTBnSmUx?=
 =?utf-8?B?c1JoanVselMwTmxOL3VvUk5MSVpSa1hwUEhGZUo1T3FtSkdOR0xBUGlhYXlh?=
 =?utf-8?B?QXlDWG5tendWZ3BxNkZwRGRzSjh0eHZsNXA1WmJYYzRFeWt4bU9udkVlRDJD?=
 =?utf-8?Q?ntZMnBcAD0MRyX4N+z9m56qwZ?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 9e323ef5-cfb0-4fa9-a8ad-08dc70f550f0
X-MS-Exchange-CrossTenant-AuthSource: AM9PR04MB8604.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 May 2024 13:30:10.7820
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: Ve4fq1Q1GJP9veTw0BH1SGNKkeem5zAVtqQm5hPRUrabEYMpMtr/Cgg5fUPimuRgtlrBJZrbrd08Aqtr5dkvwA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS5PR04MB10041

Add support for NXP secure enclave called EdgeLock Enclave
firmware (se-fw) for imx8ulp-evk.

EdgeLock Enclave has a hardware limitation of restricted access to DDR
address: 0x80000000 to 0xAFFFFFFF, so reserve 1MB of DDR memory region
from 0x80000000.

Signed-off-by: Pankaj Gupta <pankaj.gupta@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8ulp-evk.dts | 17 ++++++++++++++++-
 arch/arm64/boot/dts/freescale/imx8ulp.dtsi    | 18 ++++++++++++++++--
 2 files changed, 32 insertions(+), 3 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/imx8ulp-evk.dts b/arch/arm64/boot/dts/freescale/imx8ulp-evk.dts
index 69dd8e31027c..bac08297ef68 100644
--- a/arch/arm64/boot/dts/freescale/imx8ulp-evk.dts
+++ b/arch/arm64/boot/dts/freescale/imx8ulp-evk.dts
@@ -1,6 +1,6 @@
 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
 /*
- * Copyright 2021 NXP
+ * Copyright 2021, 2024 NXP
  */
 
 /dts-v1/;
@@ -19,6 +19,17 @@ memory@80000000 {
 		device_type = "memory";
 		reg = <0x0 0x80000000 0 0x80000000>;
 	};
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		ele_reserved: ele-reserved@90000000 {
+			compatible = "shared-dma-pool";
+			reg = <0 0x90000000 0 0x100000>;
+			no-map;
+		};
+	};
 
 	reserved-memory {
 		#address-cells = <2>;
@@ -146,6 +157,10 @@ &usdhc0 {
 	status = "okay";
 };
 
+&ele_if0 {
+	memory-region = <&ele_reserved>;
+};
+
 &fec {
 	pinctrl-names = "default", "sleep";
 	pinctrl-0 = <&pinctrl_enet>;
diff --git a/arch/arm64/boot/dts/freescale/imx8ulp.dtsi b/arch/arm64/boot/dts/freescale/imx8ulp.dtsi
index c4a0082f30d3..fc00f05fa166 100644
--- a/arch/arm64/boot/dts/freescale/imx8ulp.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8ulp.dtsi
@@ -1,6 +1,6 @@
 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
 /*
- * Copyright 2021 NXP
+ * Copyright 2021, 2024 NXP
  */
 
 #include <dt-bindings/clock/imx8ulp-clock.h>
@@ -152,7 +152,7 @@ sosc: clock-sosc {
 		#clock-cells = <0>;
 	};
 
-	sram@2201f000 {
+	sram0: sram@2201f000 {
 		compatible = "mmio-sram";
 		reg = <0x0 0x2201f000 0x0 0x1000>;
 
@@ -184,6 +184,20 @@ scmi_sensor: protocol@15 {
 				#thermal-sensor-cells = <1>;
 			};
 		};
+
+		ele {
+			compatible = "fsl,imx8ulp-ele";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			ele_if0: ele-if@0 {
+				reg = <0x0>;
+				mbox-names = "tx", "rx";
+				mboxes = <&s4muap 0 0>,
+					<&s4muap 1 0>;
+				sram = <&sram0>;
+			};
+		};
 	};
 
 	cm33: remoteproc-cm33 {

-- 
2.34.1