Received: by 2002:ab2:6a05:0:b0:1f8:1780:a4ed with SMTP id w5csp2067717lqo; Mon, 13 May 2024 07:05:50 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCXTy6AIU/oBBtg5Gmicl0YiWJ7xq3JLWI7lRFXFGpPrwddqTv6mD6vZIWJvudGyrGLHFtdXBSliQbyvwz28wtYquMy0oVvqD5Z62WEv5w== X-Google-Smtp-Source: AGHT+IGOZmC4bmy5QJL51bWptY4EAt1XtHvJ6/V9Qs2+Ga+KbQf21yiXB53yB2NiDC6lG2sZKYUn X-Received: by 2002:a05:6a20:a10e:b0:1af:d3d1:3cd2 with SMTP id adf61e73a8af0-1afde0af4b7mr11277095637.1.1715609150494; Mon, 13 May 2024 07:05:50 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1715609150; cv=pass; d=google.com; s=arc-20160816; b=YN40df7J7wgJDlqjQ/Mt7SU+1vdah5rzHxVcm+IhvKGu1GZbol/yLhrXlwTtFxWnks Ab7IT7t919dSwTuPt3WcFPSHwFchYwwREq2rxPCxAQu/veDMGAb2+rBwjIswNn3GqveM EfY5R0JrtcqnbkVZBiIwClmBuU0DNxxHo5fS/cO4ZiovdcDX3u5eyCwC/llu/JzKCFkL Pme9mXYRNFIbLOCtymHG37OOO7kyLlTA06TKdsCnDNxjRG987TPPkhqdtEij1CU083u/ j2MopWMgxWxImsEzp0ERorX4JZ6sJdLaivVvj6XZbZ3XbKf7QTCscTH3yBcyq1xVGdN7 nVNg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=in-reply-to:content-disposition:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:message-id:subject:cc :to:from:date:dkim-signature; bh=aEGhKcPHh9CD0ui7RPmRSg76vE/Dq4xMw3NyWOINtCw=; fh=JV79l0OQ9dwSKSdUejy8etNZ099FF5FdHxNJr5BGEus=; b=FlKwC1W4Ff17Nv+AONc5yrACDZL0dcQsi5LaWjMB3SZpmYNMEhJCJGZCldZ7kDCNXU pU10kxrwuaZuRlp/rh+jXd+lF75FV3qJnapoLZNzf+AVweewTHQKDohZb/onxz9t4C+t IJaa+73lTo0E84HwefGKKYCI5OWGPN5/6cxUEXPD9wVQQTBibwLNIU5pOztbqaMyJrws RIuHZtPOaGwW9WiLxTcM+fDWJFM4B2YmyzpaoC2M8fY1fcNTNaRXEBIEM9lSIiXCpvqJ hxmQwRohk6vFq3aI/TolGJqeVQY7ty/PrGwHId1T2zmCMd9nLfrpiAxXhC17krsmeZwJ ZXgA==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@lunn.ch header.s=20171124 header.b="bU9Fuy/G"; arc=pass (i=1 spf=pass spfdomain=lunn.ch dkim=pass dkdomain=lunn.ch dmarc=pass fromdomain=lunn.ch); spf=pass (google.com: domain of linux-kernel+bounces-177667-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-177667-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=lunn.ch Return-Path: Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [147.75.48.161]) by mx.google.com with ESMTPS id 41be03b00d2f7-63412c369d8si8942081a12.754.2024.05.13.07.05.49 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 13 May 2024 07:05:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-177667-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161; Authentication-Results: mx.google.com; dkim=pass header.i=@lunn.ch header.s=20171124 header.b="bU9Fuy/G"; arc=pass (i=1 spf=pass spfdomain=lunn.ch dkim=pass dkdomain=lunn.ch dmarc=pass fromdomain=lunn.ch); spf=pass (google.com: domain of linux-kernel+bounces-177667-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-177667-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=lunn.ch Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 1D2FEB2255C for ; Mon, 13 May 2024 14:05:23 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id D4B09153832; Mon, 13 May 2024 14:05:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=lunn.ch header.i=@lunn.ch header.b="bU9Fuy/G" Received: from vps0.lunn.ch (vps0.lunn.ch [156.67.10.101]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3C4E950279; Mon, 13 May 2024 14:05:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=156.67.10.101 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715609113; cv=none; b=JPcnDMbrESKSHwmPEYlfsv/MtlmCsszB+D8tVMyOquC0QgBxkNkyWfYfr5Eru/usEWzEZfbsH+IG2TI9dC4UZAQmxonJ2yd9BmjGflgoqqsHa2uLS5xp7G0bsv6YaNiplfEPKqHiqJRRj7ZS8HCL3svytSoMXjS4sEDCU2FYJQ0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715609113; c=relaxed/simple; bh=qwjQ4fg1WT6WfdujCf5cSA6FPKSOt1LSqitx8MP9bKQ=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=u+fx/QI71yjlwFDIlR7mHg8z/V23D4nQ5tdyKd4CL49uWgntrapB+3akWSY7I5dVfpEx60H7jv3yEjoHg4jVuaSsAQZf0oLSsdzOiFPl9EcQa1DCDXGkb4v7PC10vZ1yFpmAunVuunkPA7wcPfR7Y/B5aPUjSOcTHYlNFAj1bz8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=lunn.ch; spf=pass smtp.mailfrom=lunn.ch; dkim=pass (1024-bit key) header.d=lunn.ch header.i=@lunn.ch header.b=bU9Fuy/G; arc=none smtp.client-ip=156.67.10.101 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=lunn.ch Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=lunn.ch DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lunn.ch; s=20171124; h=In-Reply-To:Content-Disposition:Content-Type:MIME-Version: References:Message-ID:Subject:Cc:To:From:Date:From:Sender:Reply-To:Subject: Date:Message-ID:To:Cc:MIME-Version:Content-Type:Content-Transfer-Encoding: Content-ID:Content-Description:Content-Disposition:In-Reply-To:References; bh=aEGhKcPHh9CD0ui7RPmRSg76vE/Dq4xMw3NyWOINtCw=; b=bU9Fuy/GeuRaJHGhTQLB4qpvcH cvKBaa7/AIOhMZOvKgrCuI7WM2kyUuohkdWAAioU75+Di2yG1zJqB+yt7VX3xeTWWj9qshuEPYoT+ V659BFgGI0LN137cGAl1WQNS/MkbeyQsllBOu4jWpxq5EcPeTbO1bRNIU7jlSY/h+xDg=; Received: from andrew by vps0.lunn.ch with local (Exim 4.94.2) (envelope-from ) id 1s6WIQ-00FJKx-7h; Mon, 13 May 2024 16:04:54 +0200 Date: Mon, 13 May 2024 16:04:54 +0200 From: Andrew Lunn To: =?iso-8859-1?Q?Ram=F3n?= Nordin Rodriguez Cc: Piergiorgio Beruto , "Parthiban.Veerasooran@microchip.com" , "davem@davemloft.net" , "edumazet@google.com" , "kuba@kernel.org" , "pabeni@redhat.com" , "horms@kernel.org" , "saeedm@nvidia.com" , "anthony.l.nguyen@intel.com" , "netdev@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "corbet@lwn.net" , "linux-doc@vger.kernel.org" , "robh+dt@kernel.org" , "krzysztof.kozlowski+dt@linaro.org" , "conor+dt@kernel.org" , "devicetree@vger.kernel.org" , "Horatiu.Vultur@microchip.com" , "ruanjinjie@huawei.com" , "Steen.Hegelund@microchip.com" , "vladimir.oltean@nxp.com" , "UNGLinuxDriver@microchip.com" , "Thorsten.Kummermehr@microchip.com" , Selvamani Rajagopal , "Nicolas.Ferre@microchip.com" , "benjamin.bigler@bernformulastudent.ch" Subject: Re: [PATCH net-next v4 05/12] net: ethernet: oa_tc6: implement error interrupts unmasking Message-ID: <81170ef6-2b16-4d7f-85b1-4c3fecdc8853@lunn.ch> References: <874654d4-3c52-4b0e-944a-dc5822f54a5d@lunn.ch> <708d29de-b54a-40a4-8879-67f6e246f851@lunn.ch> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: > Good input. I'll add some instrumentation/stats for how many jiffies > have elapsed between releases of the worker thread and for the irq > handler. I can probably find a gpio to toggle as well if it's really > tight timings. What might be more interesting is the interrupt status registers. Is there a bit always set which the driver is not clearly correctly? You can try printing the values. But that might upset the timing so you cannot reproduce the issue. If the printk() does upset the timing, what i have done before is allocate an array of u32 values. Write the interrupt status into it, looping around when you get to the end of the array. And then use debugfs_create_u32_array() to export the array in /sys/kernel/debugfs. Trigger the problem and then look at the values. > > Is this your dual device board? Do you have both devices on the same > > SPI bus? Do they share interrupt lines? > > > > It's on the dual device board, the macphys are using separate spi buses, > one chip shares the bus with another spi device, but the other is the > only tenant on the bus. > > No device shares an irq line. I was just wondering how your setup differs so you can trigger the issue, but others have not been able to reproduce it. It might be another clue as to what is going on. I don't think you need to do anything with respect to this, its just information to keep in mind. Andrew