Received-SPF: pass (google.com: domain of linux-kernel+bounces-178157-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99;
From: Nathan Morrisson <nmorrisson@phytec.com>
To: nm@ti.com,
	vigneshr@ti.com,
	kristo@kernel.org,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org
Cc: linux-arm-kernel@lists.infradead.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	upstream@lists.phytec.de,
	w.egorov@phytec.de
Subject: [PATCH v3 2/2] arm64: dts: ti: am642-phyboard-electra: Add overlay to enable PCIe
Date: Mon, 13 May 2024 15:56:46 -0700
Message-Id: <20240513225646.3603803-3-nmorrisson@phytec.com>
In-Reply-To: <20240513225646.3603803-1-nmorrisson@phytec.com>
References: <20240513225646.3603803-1-nmorrisson@phytec.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?2c7mCkEBd1Cg+0ric43eRGh6gxVJ4dRtmRNU8UroyTLmA7dPjtHK58S0TlEo?=
 =?us-ascii?Q?8GeboEgDbpgX8rZGOsPGpHywTR5j2RXpxSuV9LUxEbBwvA4Ll+NhorHAcN7h?=
 =?us-ascii?Q?PvhqJ5jg7bmNMkqoHVmGoeUZFrMvAZvBb3iVpFipItqo/2Syc1nnQC2ryTcb?=
 =?us-ascii?Q?ukFjpSjrtfo9NBilcwTtz2BHdEEY+7pVdRVUgVncQ5AxbEftC5b3TeMZPe3l?=
 =?us-ascii?Q?HSKgRENinXBFVRDoZlbPWY7YPVwk/IJiIAfxKjrf4GO3mulGpGJwYZO3HP8O?=
 =?us-ascii?Q?el2GIqOrsrxdQiQLZoYXkc+XGnE5gBD0HExHTRWGlsu1xD1yLOhul2aDQnpP?=
 =?us-ascii?Q?zYOactI2Tljq+UVlRj9y1VW2JiT0BDUau8ZRVhz3JpNSez0u8ZD65RRm9TGM?=
 =?us-ascii?Q?ekUXvDESskwS/6uk/pBVrKLO3vElbIE5pQNI4Thp0ugMtIsEqfbfoL4XXfy1?=
 =?us-ascii?Q?yhU2p/QBuHRRUnaylKD3bYAuWvLcTDkbDMrZknxjQKdMipwy2rvz2lYFNn5K?=
 =?us-ascii?Q?neqPy/pKBHttKwqFWtB8d5Q4cG1WBlGTMPz7RZG7Q+L4mbMq2v1O159FVvvs?=
 =?us-ascii?Q?KD5xrH3Nsk9wKVJBTTriJcDDsrhxF0OGyDdl4LjrE1t9xaPVxbzv6p3p+mLN?=
 =?us-ascii?Q?ZhHuRU8sc6qcEuLl7A8+uahMIROFazI6GarufFVQ+AtKWAEyMCy2ikTdK6dJ?=
 =?us-ascii?Q?Pu5HZQlsG9aPJw0CDVzsR7YDFRAaS3jK5KixWFzbHUze2UC8vh43HebGDSLk?=
 =?us-ascii?Q?LNdIR+k9Bx5/l+sxHn2D1f64XiAODYjWZEm00frnJinedIIkQPyaW9W+Sc/w?=
 =?us-ascii?Q?f1TTCETAgn3LV+QIXx4zEfPNZCWwLevPPisY521dpHlFey7hByMXLDeoTTMM?=
 =?us-ascii?Q?DJ5rQSyLKLDPTfxdA5lZXc3+1gSI+uBbJf81v/78MODg7lQGrJ+9jPca/xxW?=
 =?us-ascii?Q?aqX1sjutCyIPDXyypEvTLw/lcUhQYRyQ0fBHpAics0pOujB4j3f6LzdhHQwN?=
 =?us-ascii?Q?gg5JVvQP+Spjpq+SM1Xn+No+UbPNDvSvHQYGAjtAFcljH3ur7XdH3b3hlnHP?=
 =?us-ascii?Q?wWivTFM8KhW/WZi5vjYBBcDR3g74dPUV0XimJXjXp0Hd7L/FmhK6w3yUC1ff?=
 =?us-ascii?Q?p5naFjwJl1UEFQ74nac2OsVfEj7nxjhaShS4pSs9z5ziwDabigdMJPlfF1J7?=
 =?us-ascii?Q?jLcSPf/cGqIglbhVuKXSbghupie6LyfcW1KiTzOFte6HQ7UDNBt+taI5CmA7?=
 =?us-ascii?Q?AdJePlYRaihkAz/0HJM1h0n2WqmCga2ix5mBGgifvJEbcJRuxJM9AlNhr+9f?=
 =?us-ascii?Q?ZObO0IvKoAusk3dIulZ4t0cLqOr8psey78LHV/44G+fa9Vh+87K96xEydWmb?=
 =?us-ascii?Q?AiKCVJwGfKv8Sx5f8o2LxO5Y9mGwX0JVgWu93FKzqiSCKIThYlTPIMFOnKlt?=
 =?us-ascii?Q?xQduM4YLpKtzLvsMg8Y17dWUlAbxpl4kDo9dPoNas0JNoM3spF96RCAdvoKM?=
 =?us-ascii?Q?Tu/7Gp3efgQ95It8kY3ChE7SiG0DoBxvin0C64arEAfJdOVnLvgixPpz5R+/?=
 =?us-ascii?Q?eHd2Oq+hcK4YARr3DlEXMlaIXFAexoYC5ji6MJPx?=
X-OriginatorOrg: phytec.com
X-MS-Exchange-CrossTenant-Network-Message-Id: c8cc655a-223d-4565-9cad-08dc73a00108
X-MS-Exchange-CrossTenant-AuthSource: SA1PR22MB5636.namprd22.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 May 2024 22:57:03.0229
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 67bcab1a-5db0-4ee8-86f4-1533d0b4b5c7
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: Vd6VFy4s/DtzqqumeOx8n3TDYBhR3Zzy3hrREglesDRo5Z8BjoFxlzwgS52rstmn2VIQAGDXKKQzU/Li7+X65A==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN0PR22MB3668

Add an overlay to enable PCIe on the am642-phyboard-electra. This
will disable USB3 and restrict us to USB2.

Signed-off-by: Nathan Morrisson <nmorrisson@phytec.com>
Reviewed-by: Wadim Egorov <w.egorov@phytec.de>
---
v3:
  - Fix typo from .dtbs to -dtbs in Makefile for overlay testing

v2:
  - Fix double space typo
  - Remove redundant status = okay

 arch/arm64/boot/dts/ti/Makefile               |  3 +
 .../k3-am642-phyboard-electra-pcie-usb2.dtso  | 87 +++++++++++++++++++
 2 files changed, 90 insertions(+)
 create mode 100644 arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-pcie-usb2.dtso

diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile
index 2c327cc320cf..1906711b9b77 100644
--- a/arch/arm64/boot/dts/ti/Makefile
+++ b/arch/arm64/boot/dts/ti/Makefile
@@ -49,6 +49,7 @@ dtb-$(CONFIG_ARCH_K3) += k3-am642-hummingboard-t-pcie.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am642-hummingboard-t-usb3.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am642-phyboard-electra-rdk.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am642-phyboard-electra-gpio-fan.dtbo
+dtb-$(CONFIG_ARCH_K3) += k3-am642-phyboard-electra-pcie-usb2.dtbo
 dtb-$(CONFIG_ARCH_K3) += k3-am642-sk.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am642-tqma64xxl-mbax4xxl.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am64-tqma64xxl-mbax4xxl-sdcard.dtbo
@@ -134,6 +135,8 @@ k3-am642-evm-icssg1-dualemac-dtbs := \
 	k3-am642-evm.dtb k3-am642-evm-icssg1-dualemac.dtbo
 k3-am642-phyboard-electra-gpio-fan-dtbs := \
 	k3-am642-phyboard-electra-rdk.dtb k3-am642-phyboard-electra-gpio-fan.dtbo
+k3-am642-phyboard-electra-pcie-usb2-dtbs := \
+	k3-am642-phyboard-electra-rdk.dtb k3-am642-phyboard-electra-pcie-usb2.dtbo
 k3-am642-tqma64xxl-mbax4xxl-sdcard-dtbs := \
 	k3-am642-tqma64xxl-mbax4xxl.dtb k3-am64-tqma64xxl-mbax4xxl-sdcard.dtbo
 k3-am642-tqma64xxl-mbax4xxl-wlan-dtbs := \
diff --git a/arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-pcie-usb2.dtso b/arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-pcie-usb2.dtso
new file mode 100644
index 000000000000..7a5ce4bc02f3
--- /dev/null
+++ b/arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-pcie-usb2.dtso
@@ -0,0 +1,87 @@
+// SPDX-License-Identifier: GPL-2.0-only OR MIT
+/*
+ * DT overlay for PCIe support (limits USB to 2.0/high-speed)
+ *
+ * Copyright (C) 2021 PHYTEC America, LLC - https://www.phytec.com
+ * Author: Matt McKee <mmckee@phytec.com>
+ *
+ * Copyright (C) 2024 PHYTEC America, LLC - https://www.phytec.com
+ * Author: Nathan Morrisson <nmorrisson@phytec.com>
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/phy/phy.h>
+#include <dt-bindings/phy/phy-cadence.h>
+
+#include "k3-pinctrl.h"
+#include "k3-serdes.h"
+
+&{/} {
+	pcie_refclk0: pcie-refclk0 {
+		compatible = "gpio-gate-clock";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pcie_usb_sel_pins_default>;
+		clocks = <&serdes_refclk>;
+		#clock-cells = <0>;
+		enable-gpios = <&main_gpio1 7 GPIO_ACTIVE_HIGH>;
+	};
+};
+
+&main_pmx0 {
+	pcie_usb_sel_pins_default: pcie-usb-sel-default-pins {
+		pinctrl-single,pins = <
+			AM64X_IOPAD(0x017c, PIN_OUTPUT, 7)	/* (T1) PRG0_PRU0_GPO7.GPIO1_7 */
+		>;
+	};
+
+	pcie_pins_default: pcie-default-pins {
+		pinctrl-single,pins = <
+			AM64X_IOPAD(0x0098, PIN_OUTPUT, 7)	/* (W19) GPMC0_WAIT0.GPIO0_37 */
+		>;
+	};
+};
+
+&pcie0_rc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pcie_pins_default>;
+	reset-gpios = <&main_gpio0 37 GPIO_ACTIVE_HIGH>;
+	phys = <&serdes0_pcie_usb_link>;
+	phy-names = "pcie-phy";
+	num-lanes = <1>;
+	status = "okay";
+};
+
+&serdes0_pcie_usb_link {
+	cdns,phy-type = <PHY_TYPE_PCIE>;
+};
+
+&serdes_ln_ctrl {
+	idle-states = <AM64_SERDES0_LANE0_PCIE0>;
+};
+
+&serdes0 {
+	assigned-clock-parents = <&pcie_refclk0>, <&pcie_refclk0>, <&pcie_refclk0>;
+};
+
+&serdes_refclk {
+	clock-frequency = <100000000>;
+};
+
+/*
+ * Assign pcie_refclk0 to serdes_wiz0 as ext_ref_clk.
+ * This makes sure that the clock generator gets enabled at the right time.
+ */
+&serdes_wiz0 {
+	clocks = <&k3_clks 162 0>, <&k3_clks 162 1>, <&pcie_refclk0>;
+};
+
+&usbss0 {
+	ti,usb2-only;
+};
+
+&usb0 {
+	maximum-speed = "high-speed";
+};
-- 
2.25.1