Received-SPF: pass (google.com: domain of linux-kernel+bounces-181654-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1;
From: Tina Zhang <tina.zhang@intel.com>
To: Lu Baolu <baolu.lu@linux.intel.com>,
	Kevin Tian <kevin.tian@intel.com>
Cc: iommu@lists.linux.dev,
	linux-kernel@vger.kernel.org,
	Tina Zhang <tina.zhang@intel.com>
Subject: [PATCH 0/2] Batch IOTLB/dev-IOTLB invalidation
Date: Fri, 17 May 2024 08:37:26 +0800
Message-Id: <20240517003728.251115-1-tina.zhang@intel.com>
Precedence: bulk
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

IOTLB and dev-IOTLB invalidation operations are performance-critical.
The current implementation in the VT-d driver submits these commands
individually, leading to some inefficiencies due to the IOMMU
programming and invalidation command processing overhead for each
operation.

This patch series, based on "Consolidate domain cache invalidation"
series[1], enhances the efficiency of Queue Invalidation (QI)
operations by adding support for batch processing. Microbenchmarks
show that with a DSA device working in SVA, batching IOTLB and dev-IOTLB
invalidations can decrease the time spent in qi_submit_sync()
by roughly more than 800 cycles.

Tina Zhang (2):
  iommu/vt-d: Support batching IOTLB/dev-IOTLB invalidation commands
  iommu/vt-d: Batch IOTLB/dev-IOTLB invalidation commands

[1]: https://lore.kernel.org/linux-iommu/20240416080656.60968-1-baolu.lu@linux.intel.com/

 drivers/iommu/intel/cache.c | 89 ++++++++++++++++++++++++++++++-------
 drivers/iommu/intel/dmar.c  | 67 +++++++++++++++-------------
 drivers/iommu/intel/iommu.c | 27 ++++++-----
 drivers/iommu/intel/iommu.h | 21 ++++++---
 drivers/iommu/intel/pasid.c | 20 +++++----
 5 files changed, 152 insertions(+), 72 deletions(-)

-- 
2.39.3