Received: by 2002:ab2:6816:0:b0:1f9:5764:f03e with SMTP id t22csp836305lqo; Fri, 17 May 2024 03:07:35 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCWcbv2wcW42+riOndiWypP7WCVz/Vl92prXvPKWL/m7Y4Nm7qQjiEUjtEu2s+4vlwo6qnP3gdFsZCYrbmaaz+02hSoKxroPleuD2WVxLA== X-Google-Smtp-Source: AGHT+IEyXZLkvx/g0BFvswI9h0kPhiHVbUi0h59AihewdqX3ZSlHEKldZkFJI1fdKW7Lsp1uTEWk X-Received: by 2002:a50:d791:0:b0:572:707f:1a99 with SMTP id 4fb4d7f45d1cf-5734d5d3747mr14245032a12.25.1715940454985; Fri, 17 May 2024 03:07:34 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1715940454; cv=pass; d=google.com; s=arc-20160816; b=p0AP5RfIbY+AuNaRoupCESd6axBlGJgqm6kYjy/e62I+wSfa7FqkbFFmyHagpogV5Y SJ7/CYWZFODwkMNMcnMd1E9xOf1GMObvgkz8Mq2xfTReaXUuOzWRqyFz3Sj/zIciiAq6 alsyK+ecuc/BQJ3kEdHNqLFCnwN5D7FGUSOn0utlKsTilem5uX8IfYtRlSb3JpZ1sQvI XSSo1AsKS/Opxxd4PGJ0Il1/aHLDkax7LhmxXin7tK95C7oUeywYFPw4ZwOj/2WvdSYO YfhIA59f2qDaEPlOs15KRXvC6eJ2b/PI6kKIFmjjV8sCmuMobDQxpFMiUv8s/IYhAEYh X2Ug== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:date:message-id; bh=/0pshmLOhF0hBclGzk1fqTJaNx6tbyG/8Mz2k5xrJT8=; fh=ZDc3o94x7Zh3SCuq2MTPD1uqgxA8qrkp9kb3YDXRVh0=; b=U0PztYUrntBDdRwrbQBrPEAQujQY9H7LT/juLmDbXldlHbhfQFengYdS/IIxS5xUuU 9IVhu0e3EOAcja4LUwozGBwSWCYwFeea/xPALM+njQXtDI91QAIJB3w7KZEtYFE4QxfB 5fBeqfF9QoBQA6hl/ZhgSm/QrPLMy1W1J3m1kANk53go96mzwz+4ZwGvhtopHBY/ei6N UOq8tCG4ZT1DHOIk60XUyTq8b1IWxEhcvaEXtgq+g2OoupobcP2VBoc9n+SiMG2A92vY 8bhuS8sGS8fJx5Bb6K0Vs5IyVMwqQT2fVpdsnNoY/p1d2tXS9do2KIc4xn7TNwkQF2UK UX4w==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; arc=pass (i=1 spf=pass spfdomain=arm.com dmarc=pass fromdomain=arm.com); spf=pass (google.com: domain of linux-kernel+bounces-181977-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-181977-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [2604:1380:4601:e00::3]) by mx.google.com with ESMTPS id 4fb4d7f45d1cf-5733c328884si9644412a12.409.2024.05.17.03.07.34 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 May 2024 03:07:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-181977-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3; Authentication-Results: mx.google.com; arc=pass (i=1 spf=pass spfdomain=arm.com dmarc=pass fromdomain=arm.com); spf=pass (google.com: domain of linux-kernel+bounces-181977-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-181977-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 467541F2443A for ; Fri, 17 May 2024 10:07:26 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 60B152D044; Fri, 17 May 2024 10:07:18 +0000 (UTC) Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by smtp.subspace.kernel.org (Postfix) with ESMTP id B311D2C69C; Fri, 17 May 2024 10:07:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=217.140.110.172 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715940437; cv=none; b=Y8UYxLZCUiFfjJ65UiKJF4ZfU6HS3TQ2CQg/E1C5S2P0I17XurRZNDstJQQCuiGpS/s4Hr89cExelH4mrixn0puBxDUoA9sw+BijzPe2F0u4HodA/jzvipxhnprFHNb6KYVmE2bf9WQWDwbI3BGAuQp2a/TH4V24zgCQnlEX9Ko= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715940437; c=relaxed/simple; bh=BJqMsVB43bEaeQTzv6ayAG8SZ7MmQLOamms5y4MGl+0=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=f2cr5FAc061yxzxgF/Ln1sew6RHwZ4D8SHrruVPdKSPnw9oeyYoQsuEoqAbhVgFBJmlg1WndkBBi2zDZBNrMKvF9oLDA47aimrcYpXbXc60ETQqILX3MWsoHNXpW86gg/WFpm7OIYnht/AJp4Ol8WecSQwlnw4TPkxx9YGqDwi4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com; spf=pass smtp.mailfrom=arm.com; arc=none smtp.client-ip=217.140.110.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=arm.com Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id EB4251424; Fri, 17 May 2024 03:07:38 -0700 (PDT) Received: from [10.91.2.16] (usa-sjc-mx-foss1.foss.arm.com [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 286F83F762; Fri, 17 May 2024 03:07:12 -0700 (PDT) Message-ID: <97c57424-6242-4ba1-8b46-6405c084645c@arm.com> Date: Fri, 17 May 2024 12:07:10 +0200 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH 14/17] coresight: Use per-sink trace ID maps for Perf sessions To: Suzuki K Poulose Cc: Alexander Shishkin , Maxime Coquelin , Alexandre Torgue , Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Namhyung Kim , Mark Rutland , Jiri Olsa , Ian Rogers , Adrian Hunter , John Garry , Will Deacon , Leo Yan , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-perf-users@vger.kernel.org, gankulkarni@os.amperecomputing.com, scclevenger@os.amperecomputing.com, coresight@lists.linaro.org, mike.leach@linaro.org References: <20240429152207.479221-1-james.clark@arm.com> <20240429152207.479221-16-james.clark@arm.com> <3923dc07-c037-452a-9e77-d407703876cd@arm.com> Content-Language: en-US From: James Clark In-Reply-To: <3923dc07-c037-452a-9e77-d407703876cd@arm.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit On 07/05/2024 12:52, Suzuki K Poulose wrote: > On 29/04/2024 16:22, James Clark wrote: >> This will allow sessions with more than CORESIGHT_TRACE_IDS_MAX ETMs >> as long as there are fewer than that many ETMs connected to each sink. >> >> Each sink owns its own trace ID map, and any Perf session connecting to >> that sink will allocate from it, even if the sink is currently in use by >> other users. This is similar to the existing behavior where the dynamic >> trace IDs are constant as long as there is any concurrent Perf session >> active. It's not completely optimal because slightly more IDs will be >> used than necessary, but the optimal solution involves tracking the PIDs >> of each session and allocating ID maps based on the session owner. This >> is difficult to do with the combination of per-thread and per-cpu modes >> and some scheduling issues. The complexity of this isn't likely to worth >> it because even with multiple users they'd just see a difference in the >> ordering of ID allocations rather than hitting any limits (unless the >> hardware does have too many ETMs connected to one sink). >> >> Signed-off-by: James Clark >> --- >>   drivers/hwtracing/coresight/coresight-core.c     | 10 ++++++++++ >>   drivers/hwtracing/coresight/coresight-etm-perf.c | 15 ++++++++------- >>   include/linux/coresight.h                        |  1 + >>   3 files changed, 19 insertions(+), 7 deletions(-) >> >> diff --git a/drivers/hwtracing/coresight/coresight-core.c >> b/drivers/hwtracing/coresight/coresight-core.c >> index 9fc6f6b863e0..d1adff467670 100644 >> --- a/drivers/hwtracing/coresight/coresight-core.c >> +++ b/drivers/hwtracing/coresight/coresight-core.c >> @@ -902,6 +902,7 @@ static void coresight_device_release(struct device >> *dev) >>       struct coresight_device *csdev = to_coresight_device(dev); >>         fwnode_handle_put(csdev->dev.fwnode); >> +    free_percpu(csdev->perf_id_map.cpu_map); >>       kfree(csdev); >>   } >>   @@ -1159,6 +1160,14 @@ struct coresight_device >> *coresight_register(struct coresight_desc *desc) >>       csdev->dev.fwnode = fwnode_handle_get(dev_fwnode(desc->dev)); >>       dev_set_name(&csdev->dev, "%s", desc->name); >>   +    if (csdev->type == CORESIGHT_DEV_TYPE_SINK || >> +        csdev->type == CORESIGHT_DEV_TYPE_LINKSINK) { >> +        csdev->perf_id_map.cpu_map = alloc_percpu(atomic_t); >> +        if (!csdev->perf_id_map.cpu_map) { >> +            ret = -ENOMEM; >> +            goto err_out; >> +        } >> +    } >>       /* >>        * Make sure the device registration and the connection fixup >>        * are synchronised, so that we don't see uninitialised devices >> @@ -1216,6 +1225,7 @@ struct coresight_device >> *coresight_register(struct coresight_desc *desc) >>   err_out: >>       /* Cleanup the connection information */ >>       coresight_release_platform_data(NULL, desc->dev, desc->pdata); >> +    kfree(csdev); >>       return ERR_PTR(ret); >>   } >>   EXPORT_SYMBOL_GPL(coresight_register); >> diff --git a/drivers/hwtracing/coresight/coresight-etm-perf.c >> b/drivers/hwtracing/coresight/coresight-etm-perf.c >> index 177cecae38d9..86ca1a9d09a7 100644 >> --- a/drivers/hwtracing/coresight/coresight-etm-perf.c >> +++ b/drivers/hwtracing/coresight/coresight-etm-perf.c >> @@ -229,10 +229,13 @@ static void free_event_data(struct work_struct >> *work) >>           struct list_head **ppath; >>             ppath = etm_event_cpu_path_ptr(event_data, cpu); >> -        if (!(IS_ERR_OR_NULL(*ppath))) >> +        if (!(IS_ERR_OR_NULL(*ppath))) { >> +            struct coresight_device *sink = coresight_get_sink(*ppath); >> + >> +            coresight_trace_id_put_cpu_id(cpu, &sink->perf_id_map); >>               coresight_release_path(*ppath); >> +        } >>           *ppath = NULL; >> -        coresight_trace_id_put_cpu_id(cpu, >> coresight_trace_id_map_default()); >>       } >>         /* mark perf event as done for trace id allocator */ >> @@ -401,8 +404,7 @@ static void *etm_setup_aux(struct perf_event >> *event, void **pages, >>           } >>             /* ensure we can allocate a trace ID for this CPU */ >> -        trace_id = coresight_trace_id_get_cpu_id(cpu, >> -                             coresight_trace_id_map_default()); >> +        trace_id = coresight_trace_id_get_cpu_id(cpu, >> &sink->perf_id_map); > > We could either store the perf_id_map or the traceid itself in the > event_data isn't it ? Rather than passing the idmap to enable_source ? > > Suzuki > Yes the end result would be the same. By doing it this way I was keeping in mind the potential change for sysfs mode in the future. This way there is common path between the two modes. IMO an argument is easier to understand, rather than having to know where/how/at what point the ID is initialised before calling enable_source(). James