Received-SPF: pass (google.com: domain of linux-kernel+bounces-184091-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249;
Date: Mon, 20 May 2024 14:02:44 -0500
From: "Rob Herring (Arm)" <robh@kernel.org>
To: Dmitry Rokosov <ddrokosov@salutedevices.com>
Cc: linux-arm-kernel@lists.infradead.org, jian.hu@amlogic.com,
	kernel@sberdevices.ru, linux-amlogic@lists.infradead.org,
	khilman@baylibre.com, devicetree@vger.kernel.org,
	neil.armstrong@linaro.org, sboyd@kernel.org, robh+dt@kernel.org,
	krzysztof.kozlowski+dt@linaro.org, jbrunet@baylibre.com,
	martin.blumenstingl@googlemail.com, mturquette@baylibre.com,
	linux-kernel@vger.kernel.org, rockosov@gmail.com,
	linux-clk@vger.kernel.org
Subject: Re: [PATCH v3 2/7] dt-bindings: clock: meson: a1: pll: introduce new
 syspll bindings
Message-ID: <171623176256.1307290.6324910189601723683.robh@kernel.org>
References: <20240515185103.20256-1-ddrokosov@salutedevices.com>
 <20240515185103.20256-3-ddrokosov@salutedevices.com>
Precedence: bulk
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20240515185103.20256-3-ddrokosov@salutedevices.com>


On Wed, 15 May 2024 21:47:25 +0300, Dmitry Rokosov wrote:
> The 'syspll' PLL is a general-purpose PLL designed specifically for the
> CPU clock. It is capable of producing output frequencies within the
> range of 768MHz to 1536MHz.
> 
> The 'syspll_in' source clock is an optional parent connection from the
> peripherals clock controller.
> 
> Signed-off-by: Dmitry Rokosov <ddrokosov@salutedevices.com>
> ---
>  .../devicetree/bindings/clock/amlogic,a1-pll-clkc.yaml   | 9 +++++++--
>  include/dt-bindings/clock/amlogic,a1-pll-clkc.h          | 1 +
>  2 files changed, 8 insertions(+), 2 deletions(-)
> 

Acked-by: Rob Herring (Arm) <robh@kernel.org>