Received: by 2002:ab2:6816:0:b0:1f9:5764:f03e with SMTP id t22csp3079858lqo; Tue, 21 May 2024 06:26:36 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCWKztYqTDaffDDZFpoo5mf7dr4NLOs5Gs05u7s1N5NksVhZli3XLP4PQDPyEy/G+lUEzkeW+6aQHcdjf8p5xzMw3b0AYXNObU/7EqvJpQ== X-Google-Smtp-Source: AGHT+IHNyRiPVb/YnuBU7ng4UlMZ6i8sb9y1RryRHIDm7carbxANzzUadyCM8YtJVAA3nahEG8h7 X-Received: by 2002:a05:6a00:23d3:b0:6ed:e1c:1035 with SMTP id d2e1a72fcca58-6f4e0382febmr33639974b3a.28.1716297995859; Tue, 21 May 2024 06:26:35 -0700 (PDT) Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id d2e1a72fcca58-6f4d2a72d8asi5164410b3a.27.2024.05.21.06.26.35 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 May 2024 06:26:35 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-185008-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; arc=fail (body hash mismatch); spf=pass (google.com: domain of linux-kernel+bounces-185008-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-185008-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 6D27D283ADC for ; Tue, 21 May 2024 13:26:35 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id D21B07C6C0; Tue, 21 May 2024 13:26:27 +0000 (UTC) Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by smtp.subspace.kernel.org (Postfix) with ESMTP id BA47C6BB56; Tue, 21 May 2024 13:26:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=217.140.110.172 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716297987; cv=none; b=AHu/F9JaNHkjdMTOp2UTA3lfDSdxyd9HGcvZe/MXxAZGpY7vV/79UEOKgQ3TBse+oOy7oxZLJudUTaHbrE473rpIHa5qWpHx9JSICi81uv71uMXZQ+SZ7NV9SAvwV7sNL7wPC0zZRbzOcEPXINDUWhevCFWyr0nwQildXIocZQE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716297987; c=relaxed/simple; bh=LHhgxIdgl6lozhvFk0KRmDgygoZPk6qKY2FTiDtC3W0=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=bO5848lvP1k51+82+D5O/K6EmBEQsykZAAQL3x8xYMXXxumAeJ2Hl9ehm9V6ACNEmAIVV1J5pe2nK9dZBR1jqTEWTMNAg91Ng1Iq1XeTnt/TpEFI6Kcm7ltWSpuRqglyVeS+tDuY1DSMkILxIg/G4DLNZY/ERjnm5U02m8EDu9U= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com; spf=pass smtp.mailfrom=arm.com; arc=none smtp.client-ip=217.140.110.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=arm.com Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 31D38DA7; Tue, 21 May 2024 06:26:48 -0700 (PDT) Received: from J2N7QTR9R3 (usa-sjc-imap-foss1.foss.arm.com [10.121.207.14]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id B52E73F641; Tue, 21 May 2024 06:26:21 -0700 (PDT) Date: Tue, 21 May 2024 14:26:19 +0100 From: Mark Rutland To: Anshuman Khandual Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, will@kernel.org, catalin.marinas@arm.com, Mark Brown , James Clark , Rob Herring , Marc Zyngier , Suzuki Poulose , Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , linux-perf-users@vger.kernel.org, Oliver Upton , James Morse , kvmarm@lists.linux.dev Subject: Re: [PATCH V17 2/9] KVM: arm64: Explicitly handle BRBE traps as UNDEFINED Message-ID: References: <20240405024639.1179064-1-anshuman.khandual@arm.com> <20240405024639.1179064-3-anshuman.khandual@arm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20240405024639.1179064-3-anshuman.khandual@arm.com> Hi Anshuman, On Fri, Apr 05, 2024 at 08:16:32AM +0530, Anshuman Khandual wrote: > The Branch Record Buffer Extension (BRBE) adds a number of system registers > and instructions, which we don't currently intend to expose to guests. Our > existing logic handles this safely, but this could be improved with some > explicit handling of BRBE. > > The presence of BRBE is currently hidden from guests as the cpufeature > code's ftr_id_aa64dfr0[] table doesn't have an entry for the BRBE field, > and so this will be zero in the sanitised value of ID_AA64DFR0 exposed to > guests via read_sanitised_id_aa64dfr0_el1(). As the ftr_id_aa64dfr0[] table > may gain an entry for the BRBE field in future, for robustness we should > explicitly mask out the BRBE field in read_sanitised_id_aa64dfr0_el1(). > > The BRBE system registers and instructions are currently trapped by the > existing configuration of the fine-grained traps. As neither the registers > are not described in the sys_reg_descs[] nor the instructions are described > in the sys_insn_descs[] table, emulate_sys_reg() will warn that these are > unknown before injecting an UNDEFINED exception into the guest. That last sentence doesn't make sense, and I think it has been mangled. My suggested text in v16 was: | As the registers and instructions are not described in the | sys_reg_descs[] table, emulate_sys_reg() will warn that these are | unknown before injecting an UNDEFINED exception into the guest. .. and I'd be happy with changing that to: | As neither the registers nor the instructions are described in the | sys_reg_descs[] table, emulate_sys_reg() will warn that these are | unknown before injecting an UNDEFINED exception into the guest. > Well-behaved guests shouldn't try to use the registers or instructions, but > badly-behaved guests could use these, resulting in unnecessary warnings. I see that I had mangled this sentence originally -- thanks for correcting that; this looks fine to me. > To avoid those warnings, we should explicitly handle the BRBE > registers, and instructions as UNDEFINED. I think the added comma is unnecessary and makes this hard to read. My suggested text in v16 was: | To avoid those warnings, we should explicitly handle the BRBE | registers and instructions as UNDEFINED. > Address the above by having read_sanitised_id_aa64dfr0_el1() mask out the > ID_AA64DFR0.BRBE field, and by adding sys_reg_descs entries for all of the > BRBE system registers, also by adding sys_insn_descs entries for all of the > BRBE instructions, treating these all as UNDEFINED. Similarly, I think this was clearer as I originally suggested: | Address the above by having read_sanitised_id_aa64dfr0_el1() mask out | the ID_AA64DFR0.BRBE field, and by adding sys_reg_desc entries for all | of the BRBE system registers and instructions, treating these all as | UNDEFINED. .. or we can simplify that to: | Address the above by having read_sanitised_id_aa64dfr0_el1() mask out | the ID_AA64DFR0.BRBE field, and explicitly handling all of the BRBE | system registers and instructions as UNDEFINED. > Cc: Marc Zyngier > Cc: Oliver Upton > Cc: James Morse > Cc: Suzuki K Poulose > Cc: Catalin Marinas > Cc: Will Deacon > Cc: kvmarm@lists.linux.dev > Cc: linux-arm-kernel@lists.infradead.org > Cc: linux-kernel@vger.kernel.org > Signed-off-by: Anshuman Khandual > ---- > Changes in V17: > > - Updated the commit message including about sys_insn_descs[] > - Changed KVM to use existing SYS_BRBSRC/TGT/INF_EL1(n) format > - Moved the BRBE instructions into sys_insn_descs[] array Aside from my nits on the commit message above, these changes all look good to me. So with the commit message cleaned up as above: Reviewed-by: Mark Rutland Mark. > > arch/arm64/kvm/sys_regs.c | 56 +++++++++++++++++++++++++++++++++++++++ > 1 file changed, 56 insertions(+) > > diff --git a/arch/arm64/kvm/sys_regs.c b/arch/arm64/kvm/sys_regs.c > index c9f4f387155f..3981aa32c5a3 100644 > --- a/arch/arm64/kvm/sys_regs.c > +++ b/arch/arm64/kvm/sys_regs.c > @@ -1304,6 +1304,11 @@ static int set_pmcr(struct kvm_vcpu *vcpu, const struct sys_reg_desc *r, > return 0; > } > > +#define BRB_INF_SRC_TGT_EL1(n) \ > + { SYS_DESC(SYS_BRBINF_EL1(n)), undef_access }, \ > + { SYS_DESC(SYS_BRBSRC_EL1(n)), undef_access }, \ > + { SYS_DESC(SYS_BRBTGT_EL1(n)), undef_access } \ > + > /* Silly macro to expand the DBG{BCR,BVR,WVR,WCR}n_EL1 registers in one go */ > #define DBG_BCR_BVR_WCR_WVR_EL1(n) \ > { SYS_DESC(SYS_DBGBVRn_EL1(n)), \ > @@ -1708,6 +1713,9 @@ static u64 read_sanitised_id_aa64dfr0_el1(struct kvm_vcpu *vcpu, > /* Hide SPE from guests */ > val &= ~ID_AA64DFR0_EL1_PMSVer_MASK; > > + /* Hide BRBE from guests */ > + val &= ~ID_AA64DFR0_EL1_BRBE_MASK; > + > return val; > } > > @@ -2226,6 +2234,52 @@ static const struct sys_reg_desc sys_reg_descs[] = { > { SYS_DESC(SYS_DBGCLAIMCLR_EL1), trap_raz_wi }, > { SYS_DESC(SYS_DBGAUTHSTATUS_EL1), trap_dbgauthstatus_el1 }, > > + /* > + * BRBE branch record sysreg address space is interleaved between > + * corresponding BRBINF_EL1, BRBSRC_EL1, and BRBTGT_EL1. > + */ > + BRB_INF_SRC_TGT_EL1(0), > + BRB_INF_SRC_TGT_EL1(16), > + BRB_INF_SRC_TGT_EL1(1), > + BRB_INF_SRC_TGT_EL1(17), > + BRB_INF_SRC_TGT_EL1(2), > + BRB_INF_SRC_TGT_EL1(18), > + BRB_INF_SRC_TGT_EL1(3), > + BRB_INF_SRC_TGT_EL1(19), > + BRB_INF_SRC_TGT_EL1(4), > + BRB_INF_SRC_TGT_EL1(20), > + BRB_INF_SRC_TGT_EL1(5), > + BRB_INF_SRC_TGT_EL1(21), > + BRB_INF_SRC_TGT_EL1(6), > + BRB_INF_SRC_TGT_EL1(22), > + BRB_INF_SRC_TGT_EL1(7), > + BRB_INF_SRC_TGT_EL1(23), > + BRB_INF_SRC_TGT_EL1(8), > + BRB_INF_SRC_TGT_EL1(24), > + BRB_INF_SRC_TGT_EL1(9), > + BRB_INF_SRC_TGT_EL1(25), > + BRB_INF_SRC_TGT_EL1(10), > + BRB_INF_SRC_TGT_EL1(26), > + BRB_INF_SRC_TGT_EL1(11), > + BRB_INF_SRC_TGT_EL1(27), > + BRB_INF_SRC_TGT_EL1(12), > + BRB_INF_SRC_TGT_EL1(28), > + BRB_INF_SRC_TGT_EL1(13), > + BRB_INF_SRC_TGT_EL1(29), > + BRB_INF_SRC_TGT_EL1(14), > + BRB_INF_SRC_TGT_EL1(30), > + BRB_INF_SRC_TGT_EL1(15), > + BRB_INF_SRC_TGT_EL1(31), > + > + /* Remaining BRBE sysreg addresses space */ > + { SYS_DESC(SYS_BRBCR_EL1), undef_access }, > + { SYS_DESC(SYS_BRBFCR_EL1), undef_access }, > + { SYS_DESC(SYS_BRBTS_EL1), undef_access }, > + { SYS_DESC(SYS_BRBINFINJ_EL1), undef_access }, > + { SYS_DESC(SYS_BRBSRCINJ_EL1), undef_access }, > + { SYS_DESC(SYS_BRBTGTINJ_EL1), undef_access }, > + { SYS_DESC(SYS_BRBIDR0_EL1), undef_access }, > + > { SYS_DESC(SYS_MDCCSR_EL0), trap_raz_wi }, > { SYS_DESC(SYS_DBGDTR_EL0), trap_raz_wi }, > // DBGDTR[TR]X_EL0 share the same encoding > @@ -2738,6 +2792,8 @@ static struct sys_reg_desc sys_insn_descs[] = { > { SYS_DESC(SYS_DC_CISW), access_dcsw }, > { SYS_DESC(SYS_DC_CIGSW), access_dcgsw }, > { SYS_DESC(SYS_DC_CIGDSW), access_dcgsw }, > + { SYS_DESC(OP_BRB_IALL), undef_access }, > + { SYS_DESC(OP_BRB_INJ), undef_access }, > }; > > static const struct sys_reg_desc *first_idreg; > -- > 2.25.1 >