Received-SPF: pass (google.com: domain of linux-kernel+bounces-187365-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1;
From: Pankaj Gupta <pankaj.gupta@nxp.com>
Date: Thu, 23 May 2024 16:19:34 +0530
Subject: [PATCH v2 3/5] arm64: dts: imx8ulp-evk: add nxp secure enclave
 firmware
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240523-imx-se-if-v2-3-5a6fd189a539@nxp.com>
References: <20240523-imx-se-if-v2-0-5a6fd189a539@nxp.com>
In-Reply-To: <20240523-imx-se-if-v2-0-5a6fd189a539@nxp.com>
To: Jonathan Corbet <corbet@lwn.net>, Rob Herring <robh+dt@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>, Rob Herring <robh@kernel.org>, 
 Krzysztof Kozlowski <krzk+dt@kernel.org>
Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, 
 devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, Pankaj Gupta <pankaj.gupta@nxp.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?S3VmMDdTL3pTWm5UQ0YvL04yQnJOUjJySnpCYnduVEhCZkI0WWpxVUhyTlUr?=
 =?utf-8?B?bkVLeVpNanZqdU5ScFV2Rit4Z3BaNWFPc1FDVUo3b3A2NzE3dlRkZVpEcitG?=
 =?utf-8?B?R3dJZGsyUUFVYkhYYmsxUHFpT2szU2FDUUdEb1Via0tZOFBRTWtXUTlOV05W?=
 =?utf-8?B?N0tTVmhuSjNxTUtCanZQaU5mdFp1ZldXb3V5MmlhcUN0dmpjMGJwVytFUnBB?=
 =?utf-8?B?cFUvdWs0eFdsaG9tano5OEM1aklUVGtUWElyOE9wY0c3UVNaV0hRK04vVFMr?=
 =?utf-8?B?UDVTOGhQTkMzNGdhWXJna2pJWm1nYnNhTDZsZGZEdWlFZjJYYmFYNmpGV0xI?=
 =?utf-8?B?VDdXTnZldWswRGhtVnNxZEw1Y2RIY09YYUlhWllVbnNDRGhuaGxsTy9jUmFY?=
 =?utf-8?B?VEdmbWxWY082Y1VVUzRMbkZYQ0tKaXlnZFdWdWVzV0R2NWJBM1dSZEg3M0Fq?=
 =?utf-8?B?UWhzRkJETTdMMjVST1hNVGc5OWZIZTlVUDM0N3Bjc1lYMlE4eHhwSXUzTENF?=
 =?utf-8?B?aEdrUFRmVjQ5eUZwcHlydDA0b0ZqV3pUTDl3MGZRK1pyWTBRTkpSa2Rmc1JZ?=
 =?utf-8?B?eTdrTHNtT0Q3SHZPQ01sK01OQ1JnazZRVCt2ZTJoSld0cVJNNWQ0SnFtMko3?=
 =?utf-8?B?aXZnSFVIYUhvWGVSN3l3NDAvMU1QTzlZMUgyVlc1b3BvdlJoNU1OV2tPdTly?=
 =?utf-8?B?WVE4ZUlTcW9xeWc3a0xBV29RWG1SN3FuREV0ekVSZkFzdElCVnhpMzBseDhZ?=
 =?utf-8?B?RGNIejF2N05jSmNKZzZ4MHJRdkdxcVpKSUVtZ3Bza2NMd1Z4QStLMm93c0xn?=
 =?utf-8?B?NlJWcjE0dGdQMnhybU1MUGUramtqdTNGUEF6S2U4cjZucFFKSWw3Nm8xcDd3?=
 =?utf-8?B?MzlveEFWaExNZGhaUDhSNVNlajMyZHROaHNRWCtHQVZDYStaUlJhWWlwT0lR?=
 =?utf-8?B?Ri9TSEt6U0FoNDBtSUZaalNRbG9qUmNwVTB4VExpMUxCV21mZVkzMHU0TjZH?=
 =?utf-8?B?QVJLQ3JXMW5SdVVCZmkvTGVkWnVOT1lZaGVGMGZ0WVZva09CNGg5TmpnR2Vx?=
 =?utf-8?B?K3hWNUw0MzBhdFoxNVBVYXBpZUtoQi9QT2xyaFE3ZVZjUHd1UnpXM0l1c1FE?=
 =?utf-8?B?bG5ObG1WUGZ5dVNFSXQ4SUxBbzBSVCswTDRaM2EzVFFHUHQ1ZWdHZlNGdVNu?=
 =?utf-8?B?Ni9KQ0FPV3FSYlhCd1A1Y0N5WDFObHh6V29nZ2sxTTZHV0FvOWdrNHE5eHZ1?=
 =?utf-8?B?Ry9GQmpjTWhhVWR3b1hnblVtdm5UekFXdmR3WGVLOW0vRkc1dm54Sm5NSkpR?=
 =?utf-8?B?UURQeHFkOVlCalFvMCtyYWZDQW0wNHBPa3VhdndpZmhzWlA3UTRtaFBTeWNn?=
 =?utf-8?B?b2lHek1OSWxLQTlCL0dacTA5OU1rMkdtQzBhL2RqaTJYUFJqV2ZiRFhrSFRo?=
 =?utf-8?B?cjE5MDRXMjdZMThieVR2T1lWRkp2VXJRTUFFRU9Vak5ON0NGREFoaVAzZ2VD?=
 =?utf-8?B?bUUzVjZBNVBiWENYSFhkcXBtNUFwS0dCaTdwS3kyVlExSUdOMTJnMm11QXRa?=
 =?utf-8?B?WnB2MVFaMGVuRUhYK3RiWVY0TW1DK0NQMk5SZndWZG9zckViTDI4TUlVSWVC?=
 =?utf-8?B?ZGFETEJNeTVyNUZrMnJ3Z1F2MXplOURLeE9QUzE2OXFwNXB2bHAxclM1amty?=
 =?utf-8?B?ZkUxdTdVQjVIZ3BybG05TXEyM1VabFR4YUl6bjQ3TXM0K05XU3dhalRuTk4y?=
 =?utf-8?B?ZCtiL3NPSGNVM3hCVk1MUldyM3RiNml3bGEwREVNUnhPNWIyWUNFRCtzdVlB?=
 =?utf-8?B?SEc4cWVjSm9KQVVRYkNVOGRyMEJmNFdkK0ZxcGhzMWZnSzNIQTJRMENKWVZ4?=
 =?utf-8?B?KzlDdmRWTDhXZXNucFNSQzlCK3M3bGtNUkZtc1dPZ204SlRtdTZ0dmlRQ2FP?=
 =?utf-8?B?Q3FLQ1lZd3MxR3JOam9ZbUxvYzVCS3lIZkVKWlFXeDlEZW1jcFl5MWN4bHZY?=
 =?utf-8?B?S0p3LzdyejUxYlJla2NaRWNuWklLbXRKZmhaSFVjVVBlMk9ENFdFSHhHN3hF?=
 =?utf-8?B?VisxdDN4Y2J4L2I2amJmTzI2UDR4WElBcG4vR2lFYWVqdjFXNEZkd3V1ZjE5?=
 =?utf-8?Q?JDoAFH151EwlCAvgGQr96SofQ?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: fead4d1f-d239-43d1-9c52-08dc7b167913
X-MS-Exchange-CrossTenant-AuthSource: AM9PR04MB8604.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 May 2024 10:52:43.2144
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: aCHiu5mwLjQRPhsD1YTiENzc6dLVUyFVQ8xGIff3/fBpt2t4FtvYhJs+u9FGqkbYrw7bX9r93c+uvF7rnmwvlA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB9571

Add support for NXP secure enclave called EdgeLock Enclave
firmware (se-fw) for imx8ulp-evk.

EdgeLock Enclave has a hardware limitation of restricted access to DDR
address: 0x80000000 to 0xAFFFFFFF, so reserve 1MB of DDR memory region
from 0x80000000.

Signed-off-by: Pankaj Gupta <pankaj.gupta@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8ulp-evk.dts | 17 ++++++++++++++++-
 arch/arm64/boot/dts/freescale/imx8ulp.dtsi    | 14 ++++++++++++--
 2 files changed, 28 insertions(+), 3 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/imx8ulp-evk.dts b/arch/arm64/boot/dts/freescale/imx8ulp-evk.dts
index 24bb253b938d..ca8958f28a83 100644
--- a/arch/arm64/boot/dts/freescale/imx8ulp-evk.dts
+++ b/arch/arm64/boot/dts/freescale/imx8ulp-evk.dts
@@ -1,6 +1,6 @@
 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
 /*
- * Copyright 2021 NXP
+ * Copyright 2021, 2024 NXP
  */
 
 /dts-v1/;
@@ -19,6 +19,17 @@ memory@80000000 {
 		device_type = "memory";
 		reg = <0x0 0x80000000 0 0x80000000>;
 	};
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		ele_reserved: ele-reserved@90000000 {
+			compatible = "shared-dma-pool";
+			reg = <0 0x90000000 0 0x100000>;
+			no-map;
+		};
+	};
 
 	reserved-memory {
 		#address-cells = <2>;
@@ -146,6 +157,10 @@ &usdhc0 {
 	status = "okay";
 };
 
+&ele_if0 {
+	memory-region = <&ele_reserved>;
+};
+
 &fec {
 	pinctrl-names = "default", "sleep";
 	pinctrl-0 = <&pinctrl_enet>;
diff --git a/arch/arm64/boot/dts/freescale/imx8ulp.dtsi b/arch/arm64/boot/dts/freescale/imx8ulp.dtsi
index c460afaa76f5..0d74995b7049 100644
--- a/arch/arm64/boot/dts/freescale/imx8ulp.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8ulp.dtsi
@@ -1,6 +1,6 @@
 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
 /*
- * Copyright 2021 NXP
+ * Copyright 2021, 2024 NXP
  */
 
 #include <dt-bindings/clock/imx8ulp-clock.h>
@@ -152,7 +152,7 @@ sosc: clock-sosc {
 		#clock-cells = <0>;
 	};
 
-	sram@2201f000 {
+	sram0: sram@2201f000 {
 		compatible = "mmio-sram";
 		reg = <0x0 0x2201f000 0x0 0x1000>;
 
@@ -167,6 +167,8 @@ scmi_buf: scmi-sram-section@0 {
 	};
 
 	firmware {
+		#address-cells = <1>;
+		#size-cells = <0>;
 		scmi {
 			compatible = "arm,scmi-smc";
 			arm,smc-id = <0xc20000fe>;
@@ -184,6 +186,14 @@ scmi_sensor: protocol@15 {
 				#thermal-sensor-cells = <1>;
 			};
 		};
+
+		ele_if0: ele-if@0 {
+			 compatible = "fsl,imx8ulp-ele";
+			 reg = <0x0>;
+			 mbox-names = "tx", "rx";
+			 mboxes = <&s4muap 0 0>, <&s4muap 1 0>;
+			 sram = <&sram0>;
+		 };
 	};
 
 	cm33: remoteproc-cm33 {

-- 
2.34.1