Received: by 2002:a89:d88:0:b0:1fa:5c73:8e2d with SMTP id eb8csp395629lqb; Fri, 24 May 2024 01:23:29 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCVNgOYb2f4gqdjEakaRJSO7DAZi4Kvwi4+ZWi/9c60Oot0sZxQlypuN4IxBtKBPDaHE7+ha3mTsmjWV+XMAyPRQbwNMQJasl1t9WENgqA== X-Google-Smtp-Source: AGHT+IE/EODAtcg80TTDRwi9XTzJy4lFVGxb5mFQvGhN0fPF5wvff/gyfcEQdW4Srz6rtD/XKzdb X-Received: by 2002:a17:906:c395:b0:a59:b02a:90dc with SMTP id a640c23a62f3a-a6265128a43mr91714266b.54.1716539009647; Fri, 24 May 2024 01:23:29 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1716539009; cv=pass; d=google.com; s=arc-20160816; b=M+kDC3BVLlQ7xwu1iceNDwXuZ7j8RNRh2k4R2cbkBdTpHzAGIxYerMKgeoTOX+cDSQ cQOiE+bABlimgezGgdyWUiERfx/9V1CD4MM/3hHExQ+zA/70ZcJNTLBPrMYP6t/FENp9 +lZi0/b1bc5J2FRbB9bkayaBnFrINnMs/K6IkQf1Oq/gBVXq/Yk4eBANa/2yy8Ht+d9e ietNjKFgNu/INEl+T1ed/vtiqNi2dlBbvjLaCe652x9UfjP7I/KF1RRQ0BQrl/BqGRas u12b195NWJz+syYPniNX9hKPccwD43dXiPD6IDCg6FkyzsyX775yEfTB6ksDGHo3m6hY 2oOQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=5d5oHEebI5TE7KgXAlc0rkOpA/Qkd9P4UI0fJA0icy0=; fh=QBq12qzSnXVw08bIurhZP+XE5UnmqwpJZeOiQu6F92Y=; b=mPxOgGaDAxe7sl3M39KIjOLJ34a3LHpQkBiPtbPr2iEMOv98lb5wZu/RttVGSJ/bh8 TaXCIZ/jwmtIuOXgIziuLns7BTr0lw2hFuEgyIs2cGx/4+5GU9XbwJ9qbjuQkxNxUeKq RsjiUfrDW3M8njzinsOh2y4lAmlDAsyJnOLKSKn3zf5tw1sN9zGIBK9+3+ClL3KLApdC eXs22hjnmL9mwIvrWfWtmThoPRMfoij/9rmLqanF9YkGkrg9qod/GqA7W5FZ2F4wloOY jjGu0gAudwZ/i8WI+5HkCeZCmRq2g03CnGmZJlmkscHp/mgIvWRQdF+PFJ09n8tJ1l1A sr9A==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=nyfmf4r5; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-188460-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-188460-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [2604:1380:4601:e00::3]) by mx.google.com with ESMTPS id a640c23a62f3a-a626cc65111si54785966b.621.2024.05.24.01.23.29 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 24 May 2024 01:23:29 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-188460-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=nyfmf4r5; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-188460-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-188460-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 355D91F220D0 for ; Fri, 24 May 2024 08:23:29 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id C63881292C9; Fri, 24 May 2024 08:23:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="nyfmf4r5" Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1C00436AEC; Fri, 24 May 2024 08:23:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716538999; cv=none; b=NvbfFWOGA2XU7gcWbdvwMirDKze8EtLxC5re471z/mYJPse/8Vp2W7QJjAoxr2hxrXryWrDeThvQMiv9mmCKEhxlrbq0BBByZNPz00Xhh9lBY3cLWoCsxh18+Hh/7hO3pzkjRmd8nVTikY3BosUWyP5pYecXcizAJYXkUf3Ljac= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716538999; c=relaxed/simple; bh=MolUCV0A+icHOOATMkKEORfKO2NFfWcNgiHdVyLxerc=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=Loz/yaK9aPtLNURLmAGbprAaYw5Mvz8iqqBB+xFcUOYvp9we2oT5f2A581Eh+SdHm8WIDa/Sydqw6ENAFkE/CN6a5t5COamVAxD2k2ufB3ZzZT5kZQRzs++3644EeNf1HAkb9r+XodTENqulRpy9IKnd39B6euCtBwl/qHcdbfs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=nyfmf4r5; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 44NNPtJ7005348; Fri, 24 May 2024 08:23:13 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=5d5oHEebI5TE7KgXAlc0rk OpA/Qkd9P4UI0fJA0icy0=; b=nyfmf4r59PLLMc+BgymqomqlrR5D638Q30HGLz GwoebZHJWf04soT+GrxbSEytqyT20VoUm5Hwgjc23JdhK3dnRcVAjjUeL0+2Q89+ Xfdg1827YD2kwYMy5ROmqG07E4HhgWzTp5DlEz/M+AgeNOwypp3I8903OUvMqo0+ DyCCSFP++40M+4xaTnhXMvUudIC30+/U1KrMg/4xKnenjUA5BjcPeYg6n0mofnxW /WDVIcGjG1FEQWi6mQmS3PUN7J9Bz6o2jBPcOOo/M1V2tMqYvkrdbl9eWDx84enW bZOk0WuJD0PYNDsQgzWOcFlTAB3Ym8MTUUfWOW5v6tYXnNGQ== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3yaabq1mxa-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 24 May 2024 08:23:13 +0000 (GMT) Received: from nalasex01b.na.qualcomm.com (nalasex01b.na.qualcomm.com [10.47.209.197]) by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 44O8NCP7017209 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 24 May 2024 08:23:12 GMT Received: from hu-kbajaj-hyd.qualcomm.com (10.80.80.8) by nalasex01b.na.qualcomm.com (10.47.209.197) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Fri, 24 May 2024 01:23:08 -0700 From: Komal Bajaj To: Bjorn Andersson , Konrad Dybcio , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley CC: Melody Olvera , , , , Komal Bajaj Subject: [PATCH v2] arm64: dts: qcom: qdu/qru1000-idp: Fix the voltage setting Date: Fri, 24 May 2024 13:52:36 +0530 Message-ID: <20240524082236.24112-1-quic_kbajaj@quicinc.com> X-Mailer: git-send-email 2.42.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01b.na.qualcomm.com (10.47.209.197) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: nGQyoYgCboG2at20B8l-DhTu4ok4rLYZ X-Proofpoint-ORIG-GUID: nGQyoYgCboG2at20B8l-DhTu4ok4rLYZ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.650,FMLib:17.12.28.16 definitions=2024-05-24_02,2024-05-23_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 mlxlogscore=443 adultscore=0 suspectscore=0 bulkscore=0 impostorscore=0 malwarescore=0 spamscore=0 phishscore=0 clxscore=1015 lowpriorityscore=0 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2405170001 definitions=main-2405240057 While adding the USB support, it was found that the configuration for regulator smps5 was incorrectly set. Upon cross verifying for all the regulators, found that smps4, smps6 and smps8 are also incorrectly configured. This patch fixes the same. In particular - - smps4 is 1.574V min and 2.04V max - smps5 is 1.2V min and 1.4V max - smps6 is 0.382V min and 1.12V max - smps8 is fixed at 0.752V Fixes: d1f2cfe2f669 ("arm64: dts: qcom: Add base QDU1000/QRU1000 IDP DTs") Signed-off-by: Komal Bajaj --- Changes in v2- * Updated the commit message as suggested by Krzysztof * Link to v1: https://lore.kernel.org/linux-arm-msm/20240514131038.28036-1-quic_kbajaj@quicinc.com/ --- arch/arm64/boot/dts/qcom/qdu1000-idp.dts | 16 ++++++++-------- arch/arm64/boot/dts/qcom/qru1000-idp.dts | 16 ++++++++-------- 2 files changed, 16 insertions(+), 16 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/qdu1000-idp.dts b/arch/arm64/boot/dts/qcom/qdu1000-idp.dts index 6e129dc123ed..89b84fb0f70a 100644 --- a/arch/arm64/boot/dts/qcom/qdu1000-idp.dts +++ b/arch/arm64/boot/dts/qcom/qdu1000-idp.dts @@ -96,20 +96,20 @@ vreg_s3a_1p05: smps3 { vreg_s4a_1p8: smps4 { regulator-name = "vreg_s4a_1p8"; - regulator-min-microvolt = <1800000>; - regulator-max-microvolt = <1800000>; + regulator-min-microvolt = <1574000>; + regulator-max-microvolt = <2040000>; }; vreg_s5a_2p0: smps5 { regulator-name = "vreg_s5a_2p0"; - regulator-min-microvolt = <1904000>; - regulator-max-microvolt = <2000000>; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1400000>; }; vreg_s6a_0p9: smps6 { regulator-name = "vreg_s6a_0p9"; - regulator-min-microvolt = <920000>; - regulator-max-microvolt = <1128000>; + regulator-min-microvolt = <382000>; + regulator-max-microvolt = <1120000>; }; vreg_s7a_1p2: smps7 { @@ -120,8 +120,8 @@ vreg_s7a_1p2: smps7 { vreg_s8a_1p3: smps8 { regulator-name = "vreg_s8a_1p3"; - regulator-min-microvolt = <1352000>; - regulator-max-microvolt = <1352000>; + regulator-min-microvolt = <752000>; + regulator-max-microvolt = <752000>; }; vreg_l1a_0p91: ldo1 { diff --git a/arch/arm64/boot/dts/qcom/qru1000-idp.dts b/arch/arm64/boot/dts/qcom/qru1000-idp.dts index 2a862c83309e..258483af065b 100644 --- a/arch/arm64/boot/dts/qcom/qru1000-idp.dts +++ b/arch/arm64/boot/dts/qcom/qru1000-idp.dts @@ -96,20 +96,20 @@ vreg_s3a_1p05: smps3 { vreg_s4a_1p8: smps4 { regulator-name = "vreg_s4a_1p8"; - regulator-min-microvolt = <1800000>; - regulator-max-microvolt = <1800000>; + regulator-min-microvolt = <1574000>; + regulator-max-microvolt = <2040000>; }; vreg_s5a_2p0: smps5 { regulator-name = "vreg_s5a_2p0"; - regulator-min-microvolt = <1904000>; - regulator-max-microvolt = <2000000>; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1400000>; }; vreg_s6a_0p9: smps6 { regulator-name = "vreg_s6a_0p9"; - regulator-min-microvolt = <920000>; - regulator-max-microvolt = <1128000>; + regulator-min-microvolt = <382000>; + regulator-max-microvolt = <1120000>; }; vreg_s7a_1p2: smps7 { @@ -120,8 +120,8 @@ vreg_s7a_1p2: smps7 { vreg_s8a_1p3: smps8 { regulator-name = "vreg_s8a_1p3"; - regulator-min-microvolt = <1352000>; - regulator-max-microvolt = <1352000>; + regulator-min-microvolt = <752000>; + regulator-max-microvolt = <752000>; }; vreg_l1a_0p91: ldo1 { -- 2.42.0