Received: by 2002:a89:d88:0:b0:1fa:5c73:8e2d with SMTP id eb8csp1044504lqb; Sat, 25 May 2024 03:41:21 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCUfhmSL8menqNgOPzXF1zr7QxWYIONWEHMHHUc1MYvzfcyFM2wQI8HUBYLdtAG1Ud/JFkaNPf/9oifejOP5ueh5CwVX3x/rPR7UIpGLxA== X-Google-Smtp-Source: AGHT+IHCCDKeDlUS/ASm0W/zKNuDQDjNqVM+x3I4UolU7iis9SrqBU+K8gnaqhpxJ2FTp4avxEIm X-Received: by 2002:a19:5517:0:b0:51d:1830:8380 with SMTP id 2adb3069b0e04-5296410afdamr3104232e87.8.1716633681595; Sat, 25 May 2024 03:41:21 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1716633681; cv=pass; d=google.com; s=arc-20160816; b=ZVdXNlOdbla0E3mMWGmRTd35BHqEjQwZTZhuX+G1vxJf0D7EbBKu20zoXmjukK7Qe/ 1nNcQp/ekLf4cx1VZQvzrCCc4RdPuRe9GBoakZ+qME9tgm5uNxWOqMWHLhPHcG07PLQi tdn+gtwOKjFgDf3PRoAxIF5EROYrDWidMOqU8V+KqkYegvECFOCA9IESjIvG2+HXfKvj nnyajrd2JMpzUeSmb0j4Rcbd/BHqzjI7iQHt7ypOBNq6+fiBlHBcclT48nI5HJj45alR Xlm6hfiwFq9OP1LVCSABj8qPIXmpnS6yvvj+saRxB5558bP5xRIGa5mQMqKQiukHZWy6 ORag== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-disposition:mime-version:list-unsubscribe:list-subscribe :list-id:precedence:message-id:subject:cc:to:from:date :dkim-signature; bh=gaEIoo9NjWIH+ilUHDr3plbGsRO/jYeAcYLZV9p03bQ=; fh=8P6f6W/Wf4+VDAwF4mUIkkyqXO1y2aTcj2/3dlL8his=; b=pZg4g6021Sj6o9htzUaS+q/Ze0uiLQHS9T5jyTl3RjP2WzSI0bXTTYPQNFYFAB9J5+ m7cDkC6RChnyRfVlyU8tr7shNVYjRdhHK44SdmZkSHtv8K9iVZ45p7GYJUCrhYuS3a9H gaCeS+UMWK6L7zB8fCNFpquaTyEHM56pJ4uxHmjDLh1n2P0XMCpKocgc1UGVFIZyJm1S BsmK15MRnJjX5c9+tZ1rxWWbu5uNiZos8imluX9069jtBQCnBQA96E/7pd59qsTKjHd5 4DLWoEhyHKJJ/aV2/nhfpaK3vghBiyHBujdJXvE38tHXcBovrrFdMdbvpX0iof0G5GS3 Sj9A==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b="ni/Wc0k3"; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=intel.com); spf=pass (google.com: domain of linux-kernel+bounces-189335-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-189335-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id a640c23a62f3a-a626cc68e40si169387866b.645.2024.05.25.03.41.21 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 25 May 2024 03:41:21 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-189335-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b="ni/Wc0k3"; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=intel.com); spf=pass (google.com: domain of linux-kernel+bounces-189335-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-189335-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id E12781F21650 for ; Sat, 25 May 2024 10:41:20 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 770E32CCB4; Sat, 25 May 2024 10:41:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="ni/Wc0k3" Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.8]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 227DF249F7 for ; Sat, 25 May 2024 10:41:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.8 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716633672; cv=none; b=s78vLmts8KN8FYs58nxnUAy3KPelpdzVq28JjPuQbZy9yFRKSI4dLB+2nz1HxWvfArY5txzj/EWY5cEHAmQomI54Ct2e48as1mPm4W9OFTpokMcrXgT9pjgxiYu9Zm8Oo6lWevPDxYWrnoIBFnKy+K3V5JghoMjEJDmGIqA02Ws= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716633672; c=relaxed/simple; bh=rwvXDYY7qUnjVp4908OvKQQNoTP8oeezKJ5EpJdIrXM=; h=Date:From:To:Cc:Subject:Message-ID:MIME-Version:Content-Type: Content-Disposition; b=NX7+xfzk14wexpgv5JqDIdMXXeAxcSONoRh6M4e1PChwWShrilT+CL3GXKYoGT0/q5dzHMkbC3fOk+StEWnszczsK9942ROHM+4iVW4NmMvyRfcsVFWgAflEujYWFicLZrBl4i8BXqQY3wqbFI/bLppGjMyAtHs7BPa9mWtbcRs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=ni/Wc0k3; arc=none smtp.client-ip=192.198.163.8 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1716633670; x=1748169670; h=date:from:to:cc:subject:message-id:mime-version; bh=rwvXDYY7qUnjVp4908OvKQQNoTP8oeezKJ5EpJdIrXM=; b=ni/Wc0k3FafF0y9JpcygnDbPKN66os5DzW5hIiIRg4rDTgkCFiVvOsW3 TjIezBuuI0DZqG8axRUVrHkLZzHTabZwWh0s0kF9tuPCZ4HyIU+iM3jB6 Hw1FBBWVmfVGk8OoWWwmOwB7kzbE4UKuz5gED7ouQRzgawefPeE7muxGt X0T0XrEq5lCvtXsMJgnaVpz9ltqOebbwYiQEOaI5WSb4ixBKC2qVE+r2C qJAIyV/tKBRjP3MoP3o5yT6PbaJEWZfnWqOJMWRioB8lVk+UewvoM4mBW 90DNgzCaZwoT+GkcGbMJYZGx9s824TTDyGpQjGWDBggIFmpqGLeYpGtRp A==; X-CSE-ConnectionGUID: 3J9fybQISNa304g8f4YXmQ== X-CSE-MsgGUID: v+XeGH0qQT6b/xHKlXGzpQ== X-IronPort-AV: E=McAfee;i="6600,9927,11082"; a="30539353" X-IronPort-AV: E=Sophos;i="6.08,188,1712646000"; d="scan'208";a="30539353" Received: from orviesa008.jf.intel.com ([10.64.159.148]) by fmvoesa102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 25 May 2024 03:41:09 -0700 X-CSE-ConnectionGUID: 0ExTetAfS4GcwgzdwMRUNw== X-CSE-MsgGUID: ih8h3F9HTLaohmPG36VBog== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.08,188,1712646000"; d="scan'208";a="34769875" Received: from unknown (HELO 0610945e7d16) ([10.239.97.151]) by orviesa008.jf.intel.com with ESMTP; 25 May 2024 03:41:08 -0700 Received: from kbuild by 0610945e7d16 with local (Exim 4.96) (envelope-from ) id 1sAopk-0006pz-23; Sat, 25 May 2024 10:41:04 +0000 Date: Sat, 25 May 2024 18:40:48 +0800 From: kernel test robot To: Appana Durga Kedareswara rao Cc: oe-kbuild-all@lists.linux.dev, linux-kernel@vger.kernel.org, Michal Simek Subject: arch/microblaze/kernel/entry.S:945: Error: unknown opcode "suspend" Message-ID: <202405251839.NrqSa3iE-lkp@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline Hi Appana, FYI, the error/warning still remains. tree: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git master head: 56fb6f92854f29dcb6c3dc3ba92eeda1b615e88c commit: 88707ebe77e23e856981e597f322cabbf6415662 microblaze: Add custom break vector handler for mb manager date: 1 year, 8 months ago config: microblaze-allmodconfig (https://download.01.org/0day-ci/archive/20240525/202405251839.NrqSa3iE-lkp@intel.com/config) compiler: microblaze-linux-gcc (GCC) 13.2.0 reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20240525/202405251839.NrqSa3iE-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot | Closes: https://lore.kernel.org/oe-kbuild-all/202405251839.NrqSa3iE-lkp@intel.com/ All errors (new ones prefixed by >>): arch/microblaze/kernel/entry.S: Assembler messages: >> arch/microblaze/kernel/entry.S:945: Error: unknown opcode "suspend" vim +/suspend +945 arch/microblaze/kernel/entry.S 825 826 /* restore all the tlb's */ 827 addik r3, r0, TOPHYS(tlb_skip) 828 addik r6, r0, PT_TLBL0 829 addik r7, r0, PT_TLBH0 830 restore_tlb: 831 add r6, r6, r1 832 add r7, r7, r1 833 lwi r2, r6, 0 834 mts rtlblo, r2 835 lwi r2, r7, 0 836 mts rtlbhi, r2 837 addik r6, r6, 4 838 addik r7, r7, 4 839 bgtid r3, restore_tlb 840 addik r3, r3, -1 841 842 lwi r5, r0, TOPHYS(xmb_manager_dev) 843 lwi r8, r0, TOPHYS(xmb_manager_reset_callback) 844 set_vms 845 /* return from reset need -8 to adjust for rtsd r15, 8 */ 846 addik r15, r0, ret_from_reset - 8 847 rtbd r8, 0 848 nop 849 850 ret_from_reset: 851 set_bip /* Ints masked for state restore */ 852 VM_OFF 853 /* MS: Restore all regs */ 854 RESTORE_REGS 855 lwi r14, r1, PT_R14 856 lwi r16, r1, PT_PC 857 addik r1, r1, PT_SIZE + 36 858 rtbd r16, 0 859 nop 860 861 /* 862 * Break handler for MB Manager. Enter to _xmb_manager_break by 863 * injecting fault in one of the TMR Microblaze core. 864 * FIXME: This break handler supports getting 865 * called from kernel space only. 866 */ 867 C_ENTRY(_xmb_manager_break): 868 /* 869 * Reserve memory in the stack for context store/restore 870 * (which includes memory for storing tlbs (max two tlbs)) 871 */ 872 addik r1, r1, -PT_SIZE - 36 873 swi r1, r0, xmb_manager_stackpointer 874 SAVE_REGS 875 swi r14, r1, PT_R14 /* rewrite saved R14 value */ 876 swi r16, r1, PT_PC; /* PC and r16 are the same */ 877 878 lwi r6, r0, TOPHYS(xmb_manager_baseaddr) 879 lwi r7, r0, TOPHYS(xmb_manager_crval) 880 /* 881 * When the break vector gets asserted because of error injection, 882 * the break signal must be blocked before exiting from the 883 * break handler, below code configures the tmr manager 884 * control register to block break signal. 885 */ 886 swi r7, r6, 0 887 888 /* Save the special purpose registers */ 889 mfs r2, rpid 890 swi r2, r1, PT_PID 891 892 mfs r2, rtlbx 893 swi r2, r1, PT_TLBI 894 895 mfs r2, rzpr 896 swi r2, r1, PT_ZPR 897 898 #if CONFIG_XILINX_MICROBLAZE0_USE_FPU 899 mfs r2, rfsr 900 swi r2, r1, PT_FSR 901 #endif 902 mfs r2, rmsr 903 swi r2, r1, PT_MSR 904 905 /* Save all the tlb's */ 906 addik r3, r0, TOPHYS(tlb_skip) 907 addik r6, r0, PT_TLBL0 908 addik r7, r0, PT_TLBH0 909 save_tlb: 910 add r6, r6, r1 911 add r7, r7, r1 912 mfs r2, rtlblo 913 swi r2, r6, 0 914 mfs r2, rtlbhi 915 swi r2, r7, 0 916 addik r6, r6, 4 917 addik r7, r7, 4 918 bgtid r3, save_tlb 919 addik r3, r3, -1 920 921 lwi r5, r0, TOPHYS(xmb_manager_dev) 922 lwi r8, r0, TOPHYS(xmb_manager_callback) 923 /* return from break need -8 to adjust for rtsd r15, 8 */ 924 addik r15, r0, ret_from_break - 8 925 rtbd r8, 0 926 nop 927 928 ret_from_break: 929 /* flush the d-cache */ 930 bralid r15, mb_flush_dcache 931 nop 932 933 /* 934 * To make sure microblaze i-cache is in a proper state 935 * invalidate the i-cache. 936 */ 937 bralid r15, mb_invalidate_icache 938 nop 939 940 set_bip; /* Ints masked for state restore */ 941 VM_OFF; 942 mbar 1 943 mbar 2 944 bri 4 > 945 suspend 946 nop 947 #endif 948 -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki