Received: by 2002:a89:d88:0:b0:1fa:5c73:8e2d with SMTP id eb8csp1831594lqb; Sun, 26 May 2024 21:09:26 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCVNamIDOdU8OlXfxdnAhRYpH2gXfrGBLqaV5ee6s/31D091Blp+wsaTu50QbAG0IRmUejpBZIRk1rqGO5u/p/wkZdLCPik+NIWHDZWpuw== X-Google-Smtp-Source: AGHT+IGFvOcriS5byZf2ciA8hwr5MO+d+JwjldeBPC6wgmcSMds8NQWCD+nWvjEfe25ocv/J3Fy1 X-Received: by 2002:a17:90b:2395:b0:2bd:9256:bbe2 with SMTP id 98e67ed59e1d1-2bf5bb6c969mr11212699a91.22.1716782966305; Sun, 26 May 2024 21:09:26 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1716782966; cv=pass; d=google.com; s=arc-20160816; b=BsyqZuJmxflCrZiAQU1uAZGFQQj3/cFNi2nHFlg32QReMiXTIe/o7h0bkpPE+3T5cU fAe73r+XUXaJTDzfdd1iQCj1ipYX52Kwj7kZfF7z+7lMPrCfvFU5Hmf0Ti5GYgRTzFNy DKf8bouygj6+bjgpwAmzz7qkUUC7HB47oZ3Ehew8VHt85i3IEdhhHT0ec0y50ynhpd1e 1rzTBQ5sQ2e47MxH524XADv09pF7cvLMW3VAg6smXa9Dmy15Llp3R9TsoyjTIykmxVt7 tqIz1RZPYwLcQnIJpsXy6z3JCpBBkiHwTTfUS6ylS2WKqmZPyZPpfkRFDKDY+TIBI1na 0ctg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=ijB9/C8LagHLlQg3IJsHmZYKDdkWIIcfbUb7yKxT8K4=; fh=tXslIEC/iII+0o9YvlUtRXapl6zSPusBr1yEidN1Q7w=; b=ft0SZWyYx4OAY76W1a+EEOcqm40857S55Sovgglv2QjMR20HU4PPa47dcADv4wZdDE Ms355cGmq7PrFaWINtIBZ5HW9Znvl8+AUipabKiq3FswwjZdjASKznez0icxY73SWmAO p8GQhJ/i12j1dxIaWH/xyxltGq4nNW0q1dHAfSPLSiRKI0xiloJrV2oRbZBHqw93f8uR ajVrgsjpQCEiAsYLpsk6M16quu0nr7H9atDf7wcB/uof9KUjTxEcLobc2/+oSiS6Nxxn GtEJzdmhB6RO8srAbs9QQ1WV0XIHGo1itABAZsmQOdP0HGCmBMHf1FymWm2GcEISdRR6 OMEg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=DeI9PVtd; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-190006-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-190006-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id 98e67ed59e1d1-2bda3aa3063si6169866a91.1.2024.05.26.21.09.26 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 26 May 2024 21:09:26 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-190006-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=DeI9PVtd; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-190006-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-190006-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id B7EF0281E6B for ; Mon, 27 May 2024 04:09:18 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 9733E2770E; Mon, 27 May 2024 04:08:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="DeI9PVtd" Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.21]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 394B710A0C for ; Mon, 27 May 2024 04:08:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.21 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716782883; cv=none; b=hnQ49+J99MUV8d5g7YUiSp1HbByP1sjezMrLFk8OaeEtNLVVn7HxXhEJjzdc//8Dx5P2+ksIxFSp5RT84zStjzQK+kF15FtUWV0uWNpJWTOBVkpHGRc6r0HCGMdVpc5/PCcSZxEZUBaT/Oia7sX7OiYmS6+cvTMpg9K6NIdg038= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716782883; c=relaxed/simple; bh=Q0ZGANXPztpM2O2KEUVb019jzb2ZSdMGP3pgfGlUZL4=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=kyUaLZsWbYUXesWwixyWtzskf8MvYYhPuR8F1VVTanH8dNZ4pnFtosuCb62k9Vc8pr6Z0hogagTm01ffv8eRx9D856YSe3h1ttE8nVqmWqeq4VFCVFltnJYi4/4JaUAT/xwRBiYJ6BmtRyu/DtFQ3D/Esn2f2s1BY95bDHky1p4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=DeI9PVtd; arc=none smtp.client-ip=198.175.65.21 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1716782883; x=1748318883; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=Q0ZGANXPztpM2O2KEUVb019jzb2ZSdMGP3pgfGlUZL4=; b=DeI9PVtdURzD+SfNSLizWvaWsZbvnqv1JdV/1ijqPiksOWjnrZNKSF90 +ZvZuZ2arLexQEvMd8nGroK0kt+e+9GNfu7nOiVYLj9Gmnm1U+etgQfoW kPM2OJGwYXdO6uGyrQ5Z+ret0Qmtau1rlNu6ijQt2hdSNS20Njg4+DHCO 8OMACoS5snCywKJtmzGP20H9YI7XXbQqg7ZQMarWV9bra8iNDCCZOaPqm 57dlKWyZR36iYn+nb5S/h1eD3WnRdjEEgtcaG1QpoKA4bSzXzisqdPlOe gan1U3xkpo64EBWBvcTlWWAKEZyMQtH8L7bVdKzczG/Xdg2jysiK6MfLD w==; X-CSE-ConnectionGUID: KQxCRby8S9qdf2/hnxIIKg== X-CSE-MsgGUID: kNjWKq8FQ7aAEWhPmrVWMg== X-IronPort-AV: E=McAfee;i="6600,9927,11084"; a="13022779" X-IronPort-AV: E=Sophos;i="6.08,191,1712646000"; d="scan'208";a="13022779" Received: from orviesa003.jf.intel.com ([10.64.159.143]) by orvoesa113.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 26 May 2024 21:07:43 -0700 X-CSE-ConnectionGUID: a5koAXgESUaeXB9KlQkKaA== X-CSE-MsgGUID: YKy9rx1YRw+f6cKbBCcvCg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.08,191,1712646000"; d="scan'208";a="39399959" Received: from unknown (HELO allen-box.sh.intel.com) ([10.239.159.127]) by orviesa003.jf.intel.com with ESMTP; 26 May 2024 21:07:39 -0700 From: Lu Baolu To: Jason Gunthorpe , Kevin Tian , Joerg Roedel , Will Deacon , Robin Murphy , Jean-Philippe Brucker , Nicolin Chen , Yi Liu , Jacob Pan , Joel Granados Cc: iommu@lists.linux.dev, virtualization@lists.linux-foundation.org, linux-kernel@vger.kernel.org, Lu Baolu Subject: [PATCH v6 05/10] iommufd: Add fault and response message definitions Date: Mon, 27 May 2024 12:05:12 +0800 Message-Id: <20240527040517.38561-6-baolu.lu@linux.intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240527040517.38561-1-baolu.lu@linux.intel.com> References: <20240527040517.38561-1-baolu.lu@linux.intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit iommu_hwpt_pgfaults represent fault messages that the userspace can retrieve. Multiple iommu_hwpt_pgfaults might be put in an iopf group, with the IOMMU_PGFAULT_FLAGS_LAST_PAGE flag set only for the last iommu_hwpt_pgfault. An iommu_hwpt_page_response is a response message that the userspace should send to the kernel after finishing handling a group of fault messages. The @dev_id, @pasid, and @grpid fields in the message identify an outstanding iopf group for a device. The @cookie field, which matches the cookie field of the last fault in the group, will be used by the kernel to look up the pending message. Signed-off-by: Lu Baolu --- include/uapi/linux/iommufd.h | 96 ++++++++++++++++++++++++++++++++++++ 1 file changed, 96 insertions(+) diff --git a/include/uapi/linux/iommufd.h b/include/uapi/linux/iommufd.h index 1dfeaa2e649e..2f34d66436fb 100644 --- a/include/uapi/linux/iommufd.h +++ b/include/uapi/linux/iommufd.h @@ -692,4 +692,100 @@ struct iommu_hwpt_invalidate { __u32 __reserved; }; #define IOMMU_HWPT_INVALIDATE _IO(IOMMUFD_TYPE, IOMMUFD_CMD_HWPT_INVALIDATE) + +/** + * enum iommu_hwpt_pgfault_flags - flags for struct iommu_hwpt_pgfault + * @IOMMU_PGFAULT_FLAGS_PASID_VALID: The pasid field of the fault data is + * valid. + * @IOMMU_PGFAULT_FLAGS_LAST_PAGE: It's the last fault of a fault group. + */ +enum iommu_hwpt_pgfault_flags { + IOMMU_PGFAULT_FLAGS_PASID_VALID = (1 << 0), + IOMMU_PGFAULT_FLAGS_LAST_PAGE = (1 << 1), +}; + +/** + * enum iommu_hwpt_pgfault_perm - perm bits for struct iommu_hwpt_pgfault + * @IOMMU_PGFAULT_PERM_READ: request for read permission + * @IOMMU_PGFAULT_PERM_WRITE: request for write permission + * @IOMMU_PGFAULT_PERM_EXEC: (PCIE 10.4.1) request with a PASID that has the + * Execute Requested bit set in PASID TLP Prefix. + * @IOMMU_PGFAULT_PERM_PRIV: (PCIE 10.4.1) request with a PASID that has the + * Privileged Mode Requested bit set in PASID TLP + * Prefix. + */ +enum iommu_hwpt_pgfault_perm { + IOMMU_PGFAULT_PERM_READ = (1 << 0), + IOMMU_PGFAULT_PERM_WRITE = (1 << 1), + IOMMU_PGFAULT_PERM_EXEC = (1 << 2), + IOMMU_PGFAULT_PERM_PRIV = (1 << 3), +}; + +/** + * struct iommu_hwpt_pgfault - iommu page fault data + * @size: sizeof(struct iommu_hwpt_pgfault) + * @flags: Combination of enum iommu_hwpt_pgfault_flags + * @dev_id: id of the originated device + * @pasid: Process Address Space ID + * @grpid: Page Request Group Index + * @perm: Combination of enum iommu_hwpt_pgfault_perm + * @addr: Fault address + * @length: a hint of how much data the requestor is expecting to fetch. For + * example, if the PRI initiator knows it is going to do a 10MB + * transfer, it could fill in 10MB and the OS could pre-fault in + * 10MB of IOVA. It's default to 0 if there's no such hint. + * @cookie: kernel-managed cookie identifying a group of fault messages. The + * cookie number encoded in the last page fault of the group should + * be echoed back in the response message. + */ +struct iommu_hwpt_pgfault { + __u32 size; + __u32 flags; + __u32 dev_id; + __u32 pasid; + __u32 grpid; + __u32 perm; + __u64 addr; + __u32 length; + __u32 cookie; +}; + +/** + * enum iommufd_page_response_code - Return status of fault handlers + * @IOMMUFD_PAGE_RESP_SUCCESS: Fault has been handled and the page tables + * populated, retry the access. This is the + * "Success" defined in PCI 10.4.2.1. + * @IOMMUFD_PAGE_RESP_INVALID: Could not handle this fault, don't retry the + * access. This is the "Invalid Request" in PCI + * 10.4.2.1. + * @IOMMUFD_PAGE_RESP_FAILURE: General error. Drop all subsequent faults from + * this device if possible. This is the "Response + * Failure" in PCI 10.4.2.1. + */ +enum iommufd_page_response_code { + IOMMUFD_PAGE_RESP_SUCCESS = 0, + IOMMUFD_PAGE_RESP_INVALID, + IOMMUFD_PAGE_RESP_FAILURE, +}; + +/** + * struct iommu_hwpt_page_response - IOMMU page fault response + * @size: sizeof(struct iommu_hwpt_page_response) + * @flags: Must be set to 0 + * @dev_id: device ID of target device for the response + * @pasid: Process Address Space ID + * @grpid: Page Request Group Index + * @code: One of response code in enum iommufd_page_response_code. + * @cookie: The kernel-managed cookie reported in the fault message. + */ +struct iommu_hwpt_page_response { + __u32 size; + __u32 flags; + __u32 dev_id; + __u32 pasid; + __u32 grpid; + __u32 code; + __u32 cookie; + __u32 reserved; +}; #endif -- 2.34.1