Received-SPF: pass (google.com: domain of linux-kernel+bounces-191706-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99;
From: Bjorn Andersson <andersson@kernel.org>
To: krzysztof.kozlowski+dt@linaro.org,
	conor+dt@kernel.org,
	konrad.dybcio@linaro.org,
	manivannan.sadhasivam@linaro.org,
	robh@kernel.org,
	Mrinmay Sarkar <quic_msarkar@quicinc.com>
Cc: quic_shazhuss@quicinc.com,
	quic_nitegupt@quicinc.com,
	quic_ramkri@quicinc.com,
	quic_nayiluri@quicinc.com,
	quic_krichai@quicinc.com,
	quic_vbadigan@quicinc.com,
	quic_schintav@quicinc.com,
	Lorenzo Pieralisi <lpieralisi@kernel.org>,
	=?UTF-8?q?Krzysztof=20Wilczy=C5=84ski?= <kw@linux.com>,
	Bjorn Helgaas <bhelgaas@google.com>,
	linux-arm-msm@vger.kernel.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	linux-pci@vger.kernel.org
Subject: Re: (subset) [PATCH v7 0/3] arm64: qcom: sa8775p: add cache coherency support for SA8775P
Date: Mon, 27 May 2024 22:32:30 -0500
Message-ID: <171686715168.523693.9031947967155773855.b4-ty@kernel.org>
In-Reply-To: <1710166298-27144-1-git-send-email-quic_msarkar@quicinc.com>
References: <1710166298-27144-1-git-send-email-quic_msarkar@quicinc.com>
Precedence: bulk
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit


On Mon, 11 Mar 2024 19:41:34 +0530, Mrinmay Sarkar wrote:
> Due to some hardware changes, SA8775P has set the NO_SNOOP attribute
> in its TLP for all the PCIe controllers. NO_SNOOP attribute when set,
> the requester is indicating that no cache coherency issues exist for
> the addressed memory on the host i.e., memory is not cached. But in
> reality, requester cannot assume this unless there is a complete
> control/visibility over the addressed memory on the host.
> 
> [...]

Applied, thanks!

[3/3] arm64: dts: qcom: sa8775p: Mark PCIe EP controller as cache coherent
      commit: 4b220c6fa9f379cb8803dbca73ae1f4128dfa5c8

Best regards,
-- 
Bjorn Andersson <andersson@kernel.org>