Received-SPF: pass (google.com: domain of linux-kernel+bounces-192832-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1;
From: Frank Li <Frank.Li@nxp.com>
To: Linus Walleij <linus.walleij@linaro.org>,
	Bartosz Golaszewski <brgl@bgdev.pl>,
	Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	linux-gpio@vger.kernel.org (open list:GPIO SUBSYSTEM),
	devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS),
	linux-kernel@vger.kernel.org (open list)
Cc: imx@lists.linux.dev
Subject: [PATCH 1/1] dt-bindings: gpio: mpc8xxx: Convert to yaml format
Date: Tue, 28 May 2024 13:56:46 -0400
Message-Id: <20240528175647.2604295-1-Frank.Li@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?tloEe58VkcPe562OpL50hndMizif3tGmr0lM5+i1IB+lB149jOAdrcT+ZPpv?=
 =?us-ascii?Q?18mhR1L6MXV/X3If0nL7vDfgIu+I0EW4h9wx8h2CRd0rzDJV/cRlV8MAOxEO?=
 =?us-ascii?Q?d20Awm7MKjEuK//s4ddERtiu5Vmdl+Sm7uEYUsqCanYEji5tb2ccSJnkUl60?=
 =?us-ascii?Q?UpE/Pw0pDjPugLXb86Y5Z/Jj2RIAt045VeNXNqd3fzWP2mtYuAvRDzD8WyBR?=
 =?us-ascii?Q?olzUINEee4wY+7kVYFXzDSoGwlALqSdQZ2LpWsrtA5Xful+H8K1pbImv6e3l?=
 =?us-ascii?Q?3NVC+KZcU+iaS9R9SZXtTIRqtJlX42rFoEUw9u6CEe1ecvXBkUk0m1XvANSz?=
 =?us-ascii?Q?6KzEVgejuXu+9EsyLIfXW6D3+XuWX4reyL9DOo7gCdu2WgXfSTvyrxQUOTzP?=
 =?us-ascii?Q?dj6DMOpDVcK2AIZmQaJPiKvJrDcawnZW2o1m/J/DOXUs+gbVLxgHXTurPhnp?=
 =?us-ascii?Q?YtGTE+OoHv8w86iR0F2u3x+U3Ob+RkKqSXuM++7hoNoDUouK2E5EhmjdEnHc?=
 =?us-ascii?Q?5Rlhu1PaSGq14Q3bNMzybeUvZkUZFMnr5A2dSclafnnEsRG8o7QJQ0wbq9Xm?=
 =?us-ascii?Q?Uj/B06qgI53tql+gCP2hztIi6Mca3+V12KKfpQ45PvckDZMD37XUjVmylqJS?=
 =?us-ascii?Q?JKSoIDiuB5BN3FJQ2+MS53IYrOohPUfJHhrAB9a25oWpGIgdKv+dxUr986ba?=
 =?us-ascii?Q?FQE2skdX2mXLaZ00w6Hh6uqj78HaM3mnnWbPh3BiJxx+VN16+7fWql3IHK4G?=
 =?us-ascii?Q?1VZ/FxTQKp9zm2LRFfXoCH15iTo6u/DqkxpXuhWJ3Tzcr9UNKPz46YpODs7p?=
 =?us-ascii?Q?PoB3jHRwmvDZCqNhYNt2ok0N5piPGNpep+9/G7o7cjft/l353OypjdAvSeHn?=
 =?us-ascii?Q?vloX95Z2g+pnsc2HQLCeo/CE0kNlt29WMSTkWgh5toA/iBPMMh9ByjPFpSMN?=
 =?us-ascii?Q?/GQ1Ov9eSLLHr3n2srzIXPvA/yCqMi/7lq8jkGkNIWD0rbYAFOEb94MF24I2?=
 =?us-ascii?Q?4QhkYhG8soRxgwvYaJda1PqmfPEVmFttvw7McSoaFTmsiGNKq4VosqP1tdkR?=
 =?us-ascii?Q?8oX+m8Yi7CTs0wCotLtxnD+EaL/1xU+L7f32eNjQD+2ph/fG0FSoY5twdjmF?=
 =?us-ascii?Q?JS+7XJ72RmM1AiwcalEsY8NRp7OtuNpDkugROPN/aNH4USgOIRB9nXZJFrxn?=
 =?us-ascii?Q?9ctzCaZCMUXi0b2OhGtRtIwVVinD0UxabCSUYqBugpCqxttZWH8sqX0QJzlG?=
 =?us-ascii?Q?HkZrODDCoVPJFov3n5dfSqgqww0hmwmzka35FaoF0bNIsEPeKMZUIWIwBwki?=
 =?us-ascii?Q?+qaxc3KIvv1RdtsQiZxiCm2LyeNlECFbJ/WbvhFx6tWatrubGDYw8fruRzTr?=
 =?us-ascii?Q?f1ty1FjYrxX9LlL82702r0X91GapwxReVEij7hCIDh2hTb0Ewc70NzwSfAhY?=
 =?us-ascii?Q?xfZA/v5AP2cG8fUbTLK7qQteW46fEa3b9I/JeLvS3exAagWiIb7hIeFgbWGH?=
 =?us-ascii?Q?Bby6hz7Wxt32phwRUC6TeCoUe3CswRVZ2nLXTQoUBJbeUYzEi1O+LYtb8ZDU?=
 =?us-ascii?Q?ZTpMEFdk2BvWxa1JIzYqgugvRLEvIjtRq+kpxmbL?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: efc84c4c-66e7-4318-82b6-08dc7f3f9474
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 May 2024 17:57:03.2485
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 7pID+pVzdzMKVTIVfXzN/FF/tfaDSMf9ZyLxkG4MeqRAHz9MNYwOPFqemk23rP3LIiDMdk7YpRtBFJGc6A7PNA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA4PR04MB7710

Convert binding doc from txt to yaml.

Remove redundated "gpio1: gpio@2300000" example.

Signed-off-by: Frank Li <Frank.Li@nxp.com>
---

Notes:
    Pass dt_binding_check
    make dt_binding_check DT_SCHEMA_FILES=fsl,qoriq-gpio.yaml
      SCHEMA  Documentation/devicetree/bindings/processed-schema.json
      CHKDT   Documentation/devicetree/bindings
      LINT    Documentation/devicetree/bindings
      DTC_CHK Documentation/devicetree/bindings/gpio/fsl,qoriq-gpio.example.dtb

 .../bindings/gpio/fsl,qoriq-gpio.yaml         | 80 +++++++++++++++++++
 .../devicetree/bindings/gpio/gpio-mpc8xxx.txt | 53 ------------
 2 files changed, 80 insertions(+), 53 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/gpio/fsl,qoriq-gpio.yaml
 delete mode 100644 Documentation/devicetree/bindings/gpio/gpio-mpc8xxx.txt

diff --git a/Documentation/devicetree/bindings/gpio/fsl,qoriq-gpio.yaml b/Documentation/devicetree/bindings/gpio/fsl,qoriq-gpio.yaml
new file mode 100644
index 0000000000000..532fbb631a89a
--- /dev/null
+++ b/Documentation/devicetree/bindings/gpio/fsl,qoriq-gpio.yaml
@@ -0,0 +1,80 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/gpio/fsl,qoriq-gpio.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Freescale MPC512x/MPC8xxx/QorIQ/Layerscape GPIO controller
+
+maintainers:
+  - Frank Li <Frank.Li@nxp.com>
+
+properties:
+  compatible:
+    oneOf:
+      - enum:
+          - fsl,mpc5121-gpio
+          - fsl,mpc5125-gpio
+          - fsl,mpc8349-gpio
+          - fsl,mpc8572-gpio
+          - fsl,mpc8610-gpio
+          - fsl,pq3-gpio
+      - items:
+          - enum:
+              - fsl,ls1021a-gpio
+              - fsl,ls1028a-gpio
+              - fsl,ls1043a-gpio
+              - fsl,ls1088a-gpio
+              - fsl,ls2080a-gpio
+          - const: fsl,qoriq-gpio
+
+  reg:
+    maxItems: 1
+
+  interrupts:
+    maxItems: 1
+
+  "#gpio-cells":
+    const: 2
+
+  gpio-controller: true
+
+  interrupt-controller: true
+
+  "#interrupt-cells":
+    const: 2
+
+  little-endian:
+    description:
+      GPIO registers are used as little endian. If not
+      present registers are used as big endian by default.
+
+required:
+  - compatible
+  - reg
+  - interrupts
+  - "#gpio-cells"
+
+additionalProperties: false
+
+examples:
+  - |
+    gpio@1100 {
+        compatible = "fsl,mpc5125-gpio";
+        #gpio-cells = <2>;
+        reg = <0x1100 0x080>;
+        interrupts = <78 0x8>;
+    };
+
+  - |
+    #include <dt-bindings/interrupt-controller/arm-gic.h>
+    gpio@2300000 {
+        compatible = "fsl,ls2080a-gpio", "fsl,qoriq-gpio";
+        reg = <0x2300000 0x10000>;
+        interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
+        gpio-controller;
+        little-endian;
+        #gpio-cells = <2>;
+        interrupt-controller;
+        #interrupt-cells = <2>;
+    };
diff --git a/Documentation/devicetree/bindings/gpio/gpio-mpc8xxx.txt b/Documentation/devicetree/bindings/gpio/gpio-mpc8xxx.txt
deleted file mode 100644
index cd28e932bf50e..0000000000000
--- a/Documentation/devicetree/bindings/gpio/gpio-mpc8xxx.txt
+++ /dev/null
@@ -1,53 +0,0 @@
-* Freescale MPC512x/MPC8xxx/QorIQ/Layerscape GPIO controller
-
-Required properties:
-- compatible : Should be "fsl,<soc>-gpio"
-  The following <soc>s are known to be supported:
-	mpc5121, mpc5125, mpc8349, mpc8572, mpc8610, pq3, qoriq,
-	ls1021a, ls1043a, ls2080a, ls1028a, ls1088a.
-- reg : Address and length of the register set for the device
-- interrupts : Should be the port interrupt shared by all 32 pins.
-- #gpio-cells : Should be two.  The first cell is the pin number and
-  the second cell is used to specify the gpio polarity:
-      0 = active high
-      1 = active low
-
-Optional properties:
-- little-endian : GPIO registers are used as little endian. If not
-                  present registers are used as big endian by default.
-
-Example of gpio-controller node for a mpc5125 SoC:
-
-gpio0: gpio@1100 {
-	compatible = "fsl,mpc5125-gpio";
-	#gpio-cells = <2>;
-	reg = <0x1100 0x080>;
-	interrupts = <78 0x8>;
-};
-
-Example of gpio-controller node for a ls2080a SoC:
-
-gpio0: gpio@2300000 {
-	compatible = "fsl,ls2080a-gpio", "fsl,qoriq-gpio";
-	reg = <0x0 0x2300000 0x0 0x10000>;
-	interrupts = <0 36 0x4>; /* Level high type */
-	gpio-controller;
-	little-endian;
-	#gpio-cells = <2>;
-	interrupt-controller;
-	#interrupt-cells = <2>;
-};
-
-
-Example of gpio-controller node for a ls1028a/ls1088a SoC:
-
-gpio1: gpio@2300000 {
-	compatible = "fsl,ls1028a-gpio", "fsl,ls1088a-gpio", "fsl,qoriq-gpio";
-	reg = <0x0 0x2300000 0x0 0x10000>;
-	interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
-	gpio-controller;
-	#gpio-cells = <2>;
-	interrupt-controller;
-	#interrupt-cells = <2>;
-	little-endian;
-};
-- 
2.34.1