Received-SPF: pass (google.com: domain of linux-kernel+bounces-193206-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3;
From: Nathan Morrisson <nmorrisson@phytec.com>
To: nm@ti.com,
	vigneshr@ti.com,
	kristo@kernel.org,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org
Cc: linux-arm-kernel@lists.infradead.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	upstream@lists.phytec.de,
	w.egorov@phytec.de
Subject: [PATCH v2 2/4] arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disable eth phy
Date: Tue, 28 May 2024 15:51:35 -0700
Message-Id: <20240528225137.3629698-3-nmorrisson@phytec.com>
In-Reply-To: <20240528225137.3629698-1-nmorrisson@phytec.com>
References: <20240528225137.3629698-1-nmorrisson@phytec.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?zyTQ/gNDqet1Wr+M+P9gyOT89MfLaAwYFW1gQ/pPj9bB6OqtsDurOtN3VQgY?=
 =?us-ascii?Q?McpnhjLt++cLQb5S5VcH9JOxF1u3gGAvWBvRrVW5kP97uPpcRd8OxgT1pq9+?=
 =?us-ascii?Q?FmI2obb1Tkfr7FVDAqKuUjvxwUX76Uqy2S1+ARIHfbQfYLOZOXA6XOV8yjIT?=
 =?us-ascii?Q?rV8sMDx4vemyT45tYqr2XwbgXF5PDMSdu0zgK/OjPvkfMXvcijX1TiZGGGU6?=
 =?us-ascii?Q?42a/76/5bFxznHq9ka8g+UXcSwyxfJww502vjrRptr+bl0f6khWZAGaJXZBw?=
 =?us-ascii?Q?C/p3EvWJzrfHga+dz4qHyE13LhVUnmbnkrjokiIgIoL0n+ljXLa0QA7WyVhE?=
 =?us-ascii?Q?1KxS0jjLBg0Hu1+umKgXxjZLZB6x3IK1BK/FIrl59qlkoJLUvR5dIYg8zL8M?=
 =?us-ascii?Q?/IJZHsNz+9+6NQ3M9TdDZ+aFVN7qWOfavDJ+TNwQRS6v8VZ5PzW+EmNpvQHf?=
 =?us-ascii?Q?ENMnSlg2VfK+diWPZZAkOsZxhXMpk3cZIeTt3rKpdLMxMtDoWeBed1Pie6KF?=
 =?us-ascii?Q?j3PRyHPq/EMrg+hKbAJKrV8dbBlK4P4GDskFjq0Tz/kqxxb7geJ57ztWnoGh?=
 =?us-ascii?Q?KI+kuIhB6vylr+QLqFI1sBIB69NTjhXDxrsh2nUyVB/5FKRiLG1DQzGX/QRw?=
 =?us-ascii?Q?wO+BTIJh36RP2cIc9ZAirkbeqMvbQg1vmNMtX2ZqlktGIJ+FFNy2JluBlFBf?=
 =?us-ascii?Q?VW1+jZVht+HexF9NTPFqMWJDi2vTkU9LzDMHQv6hQZEwHAm/10QfiXR6K/DP?=
 =?us-ascii?Q?AOTiHFD9XIR+kDlKHTPzw1G6m3wpirlhLd8p7EBPHtXU4TK2H/mMmZ6hZXiG?=
 =?us-ascii?Q?yqHlNpvh1YfbVdP60O47BhzkNhWhCIvLVkh9pXYZTW7EmOp8q9lKCeyLbhyN?=
 =?us-ascii?Q?InHw15QXaidqPKuD4anPfg03P9PsYFLJqjbjsJXqmkdmVayHEC0aRoV6ko3L?=
 =?us-ascii?Q?h5HNtw5F2Sz8r19RLA3wxPyCJFvnxd5fZYe4uDZXCI7mpv+oSJjU2hrrUVow?=
 =?us-ascii?Q?+5+4JnXggQxjMkVVJUyS9bX6pCrfyB+y83aH1GHHwMIPJ3tI+BaHTOkCuqj7?=
 =?us-ascii?Q?xBEXxOMat6cFQyl8XP4PFSen9P0zQzykOK9tcdDKPrcbyMcU8IHWtc2mMefI?=
 =?us-ascii?Q?NWCksFR+5Rv0YkiE+yEgoohduUwfrkydztvP4KEBz+bH5D3fkEas4YpLeAd6?=
 =?us-ascii?Q?VNgBSJDc9bA/ag9cmOzWAjqLolk4fu8kfqnnAF/aokNRe3BhTIUwIsbT+3d/?=
 =?us-ascii?Q?j2PDU//3QPxW3/Sfsmw1Zibnnq7nH6j3hV7tFAZATLNk8kYX3dt/uNG0As/A?=
 =?us-ascii?Q?/CSKfMmyH6dZg330aLmtQn32V+TTwThKZs/qHj+P/tj1HCPYUR9xdLOwOXh+?=
 =?us-ascii?Q?wMmQX/U6QofnT90c8IDxiBkJSYr3Jy1k4mHW0fm05d5M71vjp2FrpjnzmUCe?=
 =?us-ascii?Q?8axgqd9O8Lro2DN8LxtX/2FU8QiZswLrzCU2iLm09FgvrhAbqR3krYXwhBv/?=
 =?us-ascii?Q?KIQqWvOSd9BO0WgeGg5b7CgFqqZbrR28vI/GepeYULUer0TKwVNX8u0Z1KY+?=
 =?us-ascii?Q?fXSwdpATun4QGLjdhO9YV3zEKUmjaUBdpuX6nt8F?=
X-OriginatorOrg: phytec.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 8e725dbd-18bc-489b-4c23-08dc7f68c35b
X-MS-Exchange-CrossTenant-AuthSource: SA1PR22MB5636.namprd22.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 May 2024 22:51:51.1666
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 67bcab1a-5db0-4ee8-86f4-1533d0b4b5c7
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: wS9zhJLHa0bD0lBKtmnzJNq++UUXrKsQrM6ZxRDleQuV9ONEQXQjr5tT//j6ZoU0N5zy+eHJ0J1OxVDlDKr0qg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV8PR22MB5026

Add an overlay to disable the eth phy for all am6xx-phycore-som
boards.

Signed-off-by: Nathan Morrisson <nmorrisson@phytec.com>
---
v2:
  - Add build time tests in makefile

 arch/arm64/boot/dts/ti/Makefile               |  7 +++++++
 .../ti/k3-am6xx-phycore-disable-eth-phy.dtso  | 19 +++++++++++++++++++
 2 files changed, 26 insertions(+)
 create mode 100644 arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-eth-phy.dtso

diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile
index 2c327cc320cf..320da5ea38e0 100644
--- a/arch/arm64/boot/dts/ti/Makefile
+++ b/arch/arm64/boot/dts/ti/Makefile
@@ -54,6 +54,9 @@ dtb-$(CONFIG_ARCH_K3) += k3-am642-tqma64xxl-mbax4xxl.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am64-tqma64xxl-mbax4xxl-sdcard.dtbo
 dtb-$(CONFIG_ARCH_K3) += k3-am64-tqma64xxl-mbax4xxl-wlan.dtbo
 
+# Common overlays for the phyCORE-AM6* family of boards
+dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-eth-phy.dtbo
+
 # Boards with AM65x SoC
 k3-am654-gp-evm-dtbs := k3-am654-base-board.dtb \
 	k3-am654-base-board-rocktech-rk101-panel.dtbo \
@@ -107,6 +110,8 @@ k3-am625-beagleplay-csi2-ov5640-dtbs := k3-am625-beagleplay.dtb \
 	k3-am625-beagleplay-csi2-ov5640.dtbo
 k3-am625-beagleplay-csi2-tevi-ov5640-dtbs := k3-am625-beagleplay.dtb \
 	k3-am625-beagleplay-csi2-tevi-ov5640.dtbo
+k3-am625-phyboard-lyra-disable-eth-phy-dtbs := k3-am625-phyboard-lyra-rdk.dtb \
+	k3-am6xx-phycore-disable-eth-phy.dtbo
 k3-am625-phyboard-lyra-gpio-fan-dtbs := k3-am625-phyboard-lyra-rdk.dtb \
 	k3-am62x-phyboard-lyra-gpio-fan.dtbo
 k3-am625-sk-csi2-imx219-dtbs := k3-am625-sk.dtb \
@@ -132,6 +137,8 @@ k3-am62p5-sk-csi2-tevi-ov5640-dtbs := k3-am62p5-sk.dtb \
 	k3-am62x-sk-csi2-tevi-ov5640.dtbo
 k3-am642-evm-icssg1-dualemac-dtbs := \
 	k3-am642-evm.dtb k3-am642-evm-icssg1-dualemac.dtbo
+k3-am642-phyboard-electra-disable-eth-phy-dtbs := \
+	k3-am642-phyboard-electra-rdk.dtb k3-am6xx-phycore-disable-eth-phy.dtbo
 k3-am642-phyboard-electra-gpio-fan-dtbs := \
 	k3-am642-phyboard-electra-rdk.dtb k3-am642-phyboard-electra-gpio-fan.dtbo
 k3-am642-tqma64xxl-mbax4xxl-sdcard-dtbs := \
diff --git a/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-eth-phy.dtso b/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-eth-phy.dtso
new file mode 100644
index 000000000000..356c82bbe143
--- /dev/null
+++ b/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-eth-phy.dtso
@@ -0,0 +1,19 @@
+// SPDX-License-Identifier: GPL-2.0-only OR MIT
+/*
+ * Copyright (C) 2023 PHYTEC America, LLC
+ * Author: Garrett Giordano <ggiordano@phytec.com>
+ *
+ * Copyright (C) 2024 PHYTEC America, LLC
+ * Author: Nathan Morrisson <nmorrisson@phytec.com>
+ */
+
+/dts-v1/;
+/plugin/;
+
+&cpsw3g_phy1 {
+	status = "disabled";
+};
+
+&cpsw_port1 {
+	status = "disabled";
+};
-- 
2.25.1