Received-SPF: pass (google.com: domain of linux-kernel+bounces-193205-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161;
From: Nathan Morrisson <nmorrisson@phytec.com>
To: nm@ti.com,
	vigneshr@ti.com,
	kristo@kernel.org,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org
Cc: linux-arm-kernel@lists.infradead.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	upstream@lists.phytec.de,
	w.egorov@phytec.de
Subject: [PATCH v2 0/4] Add overlays to disable optional hardware in k3-am6xx-phycore-som boards
Date: Tue, 28 May 2024 15:51:33 -0700
Message-Id: <20240528225137.3629698-1-nmorrisson@phytec.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?Eb3098QmZU50m5JDEB3x7obSO4o6hsrV1ZAEhns6lk3dY72oZNLKSA53hvep?=
 =?us-ascii?Q?pXDD9zojc4Lc0anOMng8x9oyMSkqvFqd0NKuv0TsyEOR7t8K0Neig4YC0pu9?=
 =?us-ascii?Q?XPejJDbqFWDJZWJdWUzXPMFAuw1Hxo09slfpWCQuWgz8298DdPIHsrUGGzA6?=
 =?us-ascii?Q?4n7CPX7CntL3BvkFG4jNCpZO0daZMHB5zwavwWvfwrpWcTqSWXgRPp9/GedB?=
 =?us-ascii?Q?vh+7Q0mOEggIrqQnKasUeEI8D84Q9x0Wb2eICfCPyHks8HraBos+sGz5qbjQ?=
 =?us-ascii?Q?kB4HomIw8w5ANEXsLUMA4duYr8IMdI0X0zQwvVqd5pbOd6zvE5lYvP1OJcZ8?=
 =?us-ascii?Q?BDNH6IZX/Old9H80nLZArLpD20dxOG/QjOdvgpwqOxXBkHaUCVmiwkGUHMsb?=
 =?us-ascii?Q?n6axcfgAEI2ubykhaYDl9Mbbug6S5vJsYhwPGbNWydcKZSRrt4jareTMJoXu?=
 =?us-ascii?Q?KXhmonK43Af/mnRRUo4IQTlG31AGtGBh2H9JiKi3iFVaPU4Ll1cJk4JWRcp2?=
 =?us-ascii?Q?EheR9+ewnsOn7HL4LXswu2l7YWtvwTUZzG8N6SILxN6YHhrO34pmhw7t8F1g?=
 =?us-ascii?Q?oMsrQqYBpRhO99zZ/bDVP0fhYH8mIO6vtZLfI5sTLmQeiZ9wcUM2ROiYv6ZU?=
 =?us-ascii?Q?E6zHFTOJqIrJMKLuDmi7VcBzg/QbE67p8TnM+4ZlactX72MEALsMwjjsViBZ?=
 =?us-ascii?Q?D5lgT4Z9DFT1XfTND2Tny0dAfpdKeFrqOpz4bkgpdt7ofzl516Sc/j16WkC1?=
 =?us-ascii?Q?PJA8pBo8ZDnyn/9xzCT3ov9ASJwz2NZ9RnQvHuWLLDZFZYfAomnhO2LW4JsE?=
 =?us-ascii?Q?0shOWbByvuOWJtrGgzBd6xEkliWHsNNDEyrdsDPQK4ORPbJB3bb8516SzgKe?=
 =?us-ascii?Q?4NouEyutjSsGgehDdWMYCalLxO0sIONShK5v9axYQA+LFdH/X6dWrM8+e7Ot?=
 =?us-ascii?Q?bwMNqCOCr+SLZyg+faic5yT74GenAiXFt2lI8NrYOkn7tCUr4VPrxuZf5oKH?=
 =?us-ascii?Q?75BUQKQrInooNVfrPOHJBaoaYzjOcNAwO+VRC0LT7sGDVWUhXxkoErRMnnH4?=
 =?us-ascii?Q?dAkcCkW7jwRLE5tWzY49hRZa2r+Is8E+8mBTv2AFXwKsrxh97ADK9uSeU3JR?=
 =?us-ascii?Q?7828foyDm3iuWsJLiMjJpyNN4MYSw3Kr52HCHz1a0PbdPMTefPsmlADkDct9?=
 =?us-ascii?Q?nFIcTDgBt1RsuYvCj9auIoAsVUG8CltiFZJAikR2WiDOyGLpBwVErKMYPV9D?=
 =?us-ascii?Q?AMSBkgZvr973OLWz/JyD2Wq1+HgkJqHqXk8Cn0/GcTjqJOSowumTXOioG290?=
 =?us-ascii?Q?aP6jjLNOfhkp4wQ1OESMjWxR7A4dxlPgAHjaDEAP4XtH5kzsP+VI/4rIZMpE?=
 =?us-ascii?Q?xG2nopN3TMOa8WgRqT0OVemmmwXJq7jeDe8gy4U8LjaC3gO9HlnJshAGDAyb?=
 =?us-ascii?Q?+JdBOJykoq55K6WS4RYDzf4TwrPFeORVZqTAPt+VDeNHPZhVE84EQnpgJa6K?=
 =?us-ascii?Q?F7+qce+siGFsVEO6AJF2xeHYVxxkEfA9Jc27wilBlzhCxLddc0Y917SV9k/z?=
 =?us-ascii?Q?EQHouIFY6i1f+pGH5TIGMm4s2hqZVTbUUmzgzYjx?=
X-OriginatorOrg: phytec.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 10837fcd-3e5f-4a7a-ddc9-08dc7f68c197
X-MS-Exchange-CrossTenant-AuthSource: SA1PR22MB5636.namprd22.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 May 2024 22:51:48.2583
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 67bcab1a-5db0-4ee8-86f4-1533d0b4b5c7
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: lvduMRBKKZXsH04UKBEim4Hg+70A9WH3kgkcsFpb3x8LHYwbvc1fL2SKB/nkJHcbfzNSQdjWVnGXHczJT3FQKA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: EA2PR22MB5065

Add three overlays to disable the eth phy, rtc, and spi nor. These
overlays will be used to disable device tree nodes for components
that are optionally not populated.

v2:
  - Add build time tests in makefile

Nathan Morrisson (4):
  arm64: dts: ti: k3-am64-phycore-som: Add serial_flash label
  arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disable eth phy
  arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disable rtc
  arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disabl spi nor

 arch/arm64/boot/dts/ti/Makefile               | 17 +++++++++++++++++
 .../boot/dts/ti/k3-am64-phycore-som.dtsi      |  2 +-
 .../ti/k3-am6xx-phycore-disable-eth-phy.dtso  | 19 +++++++++++++++++++
 .../dts/ti/k3-am6xx-phycore-disable-rtc.dtso  | 15 +++++++++++++++
 .../ti/k3-am6xx-phycore-disable-spi-nor.dtso  | 15 +++++++++++++++
 5 files changed, 67 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-eth-phy.dtso
 create mode 100644 arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso
 create mode 100644 arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso

-- 
2.25.1