Received-SPF: pass (google.com: domain of linux-kernel+bounces-193209-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3;
From: Nathan Morrisson <nmorrisson@phytec.com>
To: nm@ti.com,
	vigneshr@ti.com,
	kristo@kernel.org,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org
Cc: linux-arm-kernel@lists.infradead.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	upstream@lists.phytec.de,
	w.egorov@phytec.de
Subject: [PATCH v2 4/4] arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disabl spi nor
Date: Tue, 28 May 2024 15:51:37 -0700
Message-Id: <20240528225137.3629698-5-nmorrisson@phytec.com>
In-Reply-To: <20240528225137.3629698-1-nmorrisson@phytec.com>
References: <20240528225137.3629698-1-nmorrisson@phytec.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?00aTXlZUKggVVleGpiJen1FgBR4m8kfd1e73KG9gl4yZj6J06fU6aNh0Oen3?=
 =?us-ascii?Q?V+vIgacfaWzkPBvVWBKd3p1efUtb2mVvW47qjNu32Tzncc1KDZIgVt/g6na/?=
 =?us-ascii?Q?QUjTLfmQlpDW/GJ8++qtRk26wZ0ziFy+lXjmVYWdkdX0vYh77H6894E2O8Cv?=
 =?us-ascii?Q?oSYx4QhBJ4TQ8EkJDOY0xB5D60mVaFNuOuaa7YFEUu7U/yQuK+z6yXks8fOc?=
 =?us-ascii?Q?0A2uv+YsxeglsC8eIYP1vt2n0IxQ+0UV9EElWncjq4cVmvFkt4d3eVYQQJ6V?=
 =?us-ascii?Q?UB+yYnm71j9a+wjS8vLmRRiprDVn2QL/DJA05XxySOZb/Ag5ke7y2zU9Sjse?=
 =?us-ascii?Q?H7xefu2dsoTZ7Tm3ObY/d398PNpDXO4Sjrb98zbyEQNRcNd1CYpOitbYZxhD?=
 =?us-ascii?Q?Ux3/ZWXdicJ5wdqAoBGPlF7m6KmwC5tKr6iaqV8Yf5EFm3QSsGis8AMf6Qu6?=
 =?us-ascii?Q?5EzBXOxy20gLr6O7dR5F6Q/3iprNNEn3WODPhp/F0jsOu22k0zss6eikNqGG?=
 =?us-ascii?Q?r5rZ0/3BqhaXaAnEPVHkJIc1EstknO48O2+x4LgYXLbwkh+LpkkOzNPuyWIc?=
 =?us-ascii?Q?7FViqcQaEedGWbSL/sJ+iTegUWYqvDPhnukt3+R1b3vk1JwVQ1YivxjTMEqW?=
 =?us-ascii?Q?URmSLPMda2IdQaduCn1T2Av/8Nn7Gsd9utdTxMBCT61n1LwAkkZlwJCf9jer?=
 =?us-ascii?Q?lwd5x+Qfcn35Bcvj4OSrtbEd1cPpg3QnuuSji4sE3SgZQjgoXZGajEkXL/gR?=
 =?us-ascii?Q?/F7Yu6ffyCe44Gi0KbfttX/EKrYf1nEszCWXcQFzi3sYZ9ih6le1M2h7NUwE?=
 =?us-ascii?Q?XmawqTC7QWQrJGqfJvhB2ErSMyn27EyW25SIyu2OdoRSZWaYi5qHYsikC795?=
 =?us-ascii?Q?lXspWXPOKyV+S7KE6DYKO+WlKA1sWz4ptC6gHJmnhWFQ5b8afrrVottrg1cF?=
 =?us-ascii?Q?b20Ry6WPbu3xSH8Krbhiq36my5XCEOmlZEGoEqbqjZiw1ijsELAIhQwUspQq?=
 =?us-ascii?Q?IkoWOPoeNVb+nZGaVKKhNeXEs5lbBwTnBxVoQqKNfhdLQhVVdnRATPkETedE?=
 =?us-ascii?Q?qo9VHxFcvEqTiH/OT/378lQyFLfuOehiSYRESESkwDfQdVhIMaigsH8CnTuQ?=
 =?us-ascii?Q?CZKZwWx2ZO4GWrg7LvYA573P1ntl/tmbME2CFvj2XjCRRuK4MQ+2Pvd2yb3w?=
 =?us-ascii?Q?zAE2Mmgo/0Ip97a1yBRP5R0tc0k4klH1SVCYlVbBqLSuJBhrvbFsK6zgvORI?=
 =?us-ascii?Q?43DuRfBfY9IhMPTLYBbHZyeIQJn7pjvZf+dqeNPvWHyb9bOKumUIBWlC8hYT?=
 =?us-ascii?Q?8Vj0Ytn3WwK4UMpk96XljJfsbWjOO9dORBSa/t29JyCOEy+tczP6JfIpIknf?=
 =?us-ascii?Q?2FH4ghqpJ5Bu78iCZHAqBlzeAltPa95rQ0rZhOfSeG87Evdo4My1LpbGhTmp?=
 =?us-ascii?Q?WZHiL7Hu2vVvmWtbYb5MVTsQd68kKwFjjy7oxyCJ1Rr+cChTamk1nZigGa4g?=
 =?us-ascii?Q?GlSBEAw+BrHzWAVoZ7FA5f+XG0wqo5CEjsSe8YkDGEuzAX53Gyz41uuScyMu?=
 =?us-ascii?Q?OOU3BX3mFXFWBgOXhb1PHCPJOfP9FQsSzQZ6qsxR?=
X-OriginatorOrg: phytec.com
X-MS-Exchange-CrossTenant-Network-Message-Id: d9ebd197-067c-4dd4-f824-08dc7f68c504
X-MS-Exchange-CrossTenant-AuthSource: SA1PR22MB5636.namprd22.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 May 2024 22:51:53.9602
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 67bcab1a-5db0-4ee8-86f4-1533d0b4b5c7
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 7EBmoeF3HOzEyUmfi9e9LiLazVaeh5uYDddMNsP1o8e6rBlPExmYueY5nwDNd7/5GXinPnmRiOVsp71GslrCCg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: EA2PR22MB5065

Add an overlay to disable the spi nor for all am6xx-phycore-som
boards.

Signed-off-by: Nathan Morrisson <nmorrisson@phytec.com>
---
v2:
  - Add build time tests in makefile

 arch/arm64/boot/dts/ti/Makefile                   |  5 +++++
 .../dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso  | 15 +++++++++++++++
 2 files changed, 20 insertions(+)
 create mode 100644 arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso

diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile
index 3d0e87a78e09..8d8fc8bfaf7e 100644
--- a/arch/arm64/boot/dts/ti/Makefile
+++ b/arch/arm64/boot/dts/ti/Makefile
@@ -57,6 +57,7 @@ dtb-$(CONFIG_ARCH_K3) += k3-am64-tqma64xxl-mbax4xxl-wlan.dtbo
 # Common overlays for the phyCORE-AM6* family of boards
 dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-eth-phy.dtbo
 dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-rtc.dtbo
+dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-spi-nor.dtbo
 
 # Boards with AM65x SoC
 k3-am654-gp-evm-dtbs := k3-am654-base-board.dtb \
@@ -115,6 +116,8 @@ k3-am625-phyboard-lyra-disable-eth-phy-dtbs := k3-am625-phyboard-lyra-rdk.dtb \
 	k3-am6xx-phycore-disable-eth-phy.dtbo
 k3-am625-phyboard-lyra-disable-rtc-dtbs := k3-am625-phyboard-lyra-rdk.dtb \
 	k3-am6xx-phycore-disable-rtc.dtbo
+k3-am625-phyboard-lyra-disable-spi-nor-dtbs := k3-am625-phyboard-lyra-rdk.dtb \
+	k3-am6xx-phycore-disable-spi-nor.dtbo
 k3-am625-phyboard-lyra-gpio-fan-dtbs := k3-am625-phyboard-lyra-rdk.dtb \
 	k3-am62x-phyboard-lyra-gpio-fan.dtbo
 k3-am625-sk-csi2-imx219-dtbs := k3-am625-sk.dtb \
@@ -144,6 +147,8 @@ k3-am642-phyboard-electra-disable-eth-phy-dtbs := \
 	k3-am642-phyboard-electra-rdk.dtb k3-am6xx-phycore-disable-eth-phy.dtbo
 k3-am642-phyboard-electra-disable-rtc-dtbs := \
 	k3-am642-phyboard-electra-rdk.dtb k3-am6xx-phycore-disable-rtc.dtbo
+k3-am642-phyboard-electra-disable-spi-nor-dtbs := \
+	k3-am642-phyboard-electra-rdk.dtb k3-am6xx-phycore-disable-spi-nor.dtbo
 k3-am642-phyboard-electra-gpio-fan-dtbs := \
 	k3-am642-phyboard-electra-rdk.dtb k3-am642-phyboard-electra-gpio-fan.dtbo
 k3-am642-tqma64xxl-mbax4xxl-sdcard-dtbs := \
diff --git a/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso b/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso
new file mode 100644
index 000000000000..cc0cf269b6e4
--- /dev/null
+++ b/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso
@@ -0,0 +1,15 @@
+// SPDX-License-Identifier: GPL-2.0-only OR MIT
+/*
+ * Copyright (C) 2023 PHYTEC America, LLC
+ * Author: Garrett Giordano <ggiordano@phytec.com>
+ *
+ * Copyright (C) 2024 PHYTEC America, LLC
+ * Author: Nathan Morrisson <nmorrisson@phytec.com>
+ */
+
+/dts-v1/;
+/plugin/;
+
+&serial_flash {
+	status = "disabled";
+};
-- 
2.25.1