Received-SPF: pass (google.com: domain of linux-kernel+bounces-193208-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249;
From: Nathan Morrisson <nmorrisson@phytec.com>
To: nm@ti.com,
	vigneshr@ti.com,
	kristo@kernel.org,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org
Cc: linux-arm-kernel@lists.infradead.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	upstream@lists.phytec.de,
	w.egorov@phytec.de
Subject: [PATCH v2 3/4] arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disable rtc
Date: Tue, 28 May 2024 15:51:36 -0700
Message-Id: <20240528225137.3629698-4-nmorrisson@phytec.com>
In-Reply-To: <20240528225137.3629698-1-nmorrisson@phytec.com>
References: <20240528225137.3629698-1-nmorrisson@phytec.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?xhQn+ZOlsddM3sKi1s23Zdo9yOUHU7BRkrSh9MGLJQ4Woln0Z2p1G+4wNVtv?=
 =?us-ascii?Q?Jtmt8+ckSjqWEvZiyfjji9tXyK93iRIQYwxhs736mxKCeWzoSKfG0zQfvfhi?=
 =?us-ascii?Q?YkkE04Q1rZtOg6pNfEYqDrkDUhcLWzyftPMT2TvFWD8zKWKchHejU3J16fIH?=
 =?us-ascii?Q?cSOkIGwrDTEYmQBZZ6Mnu253prtuNhKBwRVK5b0v4QARgGSFMW/W+ictEa3g?=
 =?us-ascii?Q?tqIfjjg+cLQVAAhraXy0ynB1R4Pv+69v39WVriYe4Sfr7R38FuP2w2QaQQgw?=
 =?us-ascii?Q?R8mWuRHXgGh0YLzEFAYBbW4VyjLworWT7M5UZhOhCvfRbpELbFYMrbKROJMR?=
 =?us-ascii?Q?LmPOq7GaK5TlxitbzY1xpnBc3+idAN1ufn61cyFH/npF1lFGwJr0eFmE7Vmf?=
 =?us-ascii?Q?eUX+yTnNIg42vLvshIw7tMfeMggfFEAyNRYpTCS/GCSrF9Cs5iN44LpGjImI?=
 =?us-ascii?Q?CFz+dcW41fdUutw0x9m3kPZTD8uGeQGGcy0S56wa5EkBbb/9wUzXOZ39H846?=
 =?us-ascii?Q?Hmou4n5FVVm0/PxCdLkrbs+ci3QKDw5WnLAGmbTbIZAOX01SilBCJ0MIeZi2?=
 =?us-ascii?Q?yPsahRdyy15aZFcklc9i7ki32HwONByW57tLKBbnQTsMX5g5GChHNEJMjr3k?=
 =?us-ascii?Q?lYwwE4SqfI9s0+GvvXvq6cyxjI9zrlDzu9ovzL88DyGpj3Pa7fSyHR3gN5RR?=
 =?us-ascii?Q?em7t18veVz01keqeFRbCJv56D5OR+KKDQKAvLPoe+bSHYK3Dr1YrrMHvbaF6?=
 =?us-ascii?Q?ImqeSVtGi2BPR/a+E21O7HpBDrijIwBPLUIhrozof+ik7v9HPst7enfkPhpy?=
 =?us-ascii?Q?u3abxZ/+nj9dMuLQqK9Rs1Jb+Fa+d5iuQkAnf8pHEvPrWMu/MUESspZRLYf/?=
 =?us-ascii?Q?Sqn8/CjAKn3ctCFhExDpiDG2+/vSoZVOCBkcLvQ3NjXqwiERdhyrime9SJ70?=
 =?us-ascii?Q?8gtA131dlElELS9H1gMAUlNUM3OS8B1tCjiIhjXa8wHYeZT9QoUYEuAPWICK?=
 =?us-ascii?Q?ZoZUyIHgFH9J4anV5EHE2Sn3ATyQV91L06JrWX2Z5aA1I4zzz6dGQ0wGnJx0?=
 =?us-ascii?Q?EIaOfcuEZ4JJLNlAVrvhiVRqVnkfwRvAs0YbKLXIw+d+uO5c8bneH5worl/f?=
 =?us-ascii?Q?YU9xtrgFSdC7/YrwWc8MUdCRO2vZWHiy4fxDfYEGXi3WjBJWFquBCNCmz7IT?=
 =?us-ascii?Q?O7HZyVwXnE6633hI4ZkbjGmz+7SZUEEWK4v7IJAc9DdQCyyhMG3Bv4YP2wmc?=
 =?us-ascii?Q?cAVZRxzu114aV2nl3OdcThU409FYvXSnAblGEvjJNdt/z4JWdd8AoZnli9JT?=
 =?us-ascii?Q?goa0QODjcE+EGaBn5qkIq2E5OEPOzAbNmQEGN8W2mqlYsOdf0ctMLBe1a5ea?=
 =?us-ascii?Q?UJum2C/cutNqHUTKWAzAPqwjaYSt7RPYceeLoiS+AGtEEvgFjPSyiyNgwP3r?=
 =?us-ascii?Q?6YEZKiTy8QRK1QOh62X3l9IHfElSDiC9nhkNM1Tsoa4UYiMdJYHLzKfz5s5k?=
 =?us-ascii?Q?CFY/GKTjAjGqKSbNO1tsmIHGe5nESPhZis+qhq072O5EddAQ9d7dH/kPnVuj?=
 =?us-ascii?Q?DDMiwwOM6l84jLlt9jaeoDh/ALXg78IWbyxWPjP+?=
X-OriginatorOrg: phytec.com
X-MS-Exchange-CrossTenant-Network-Message-Id: d8979ab5-bbe3-4c20-4ae6-08dc7f68c430
X-MS-Exchange-CrossTenant-AuthSource: SA1PR22MB5636.namprd22.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 May 2024 22:51:52.5594
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 67bcab1a-5db0-4ee8-86f4-1533d0b4b5c7
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: MzpobbU25NNvXMC5D1h5ayqMuLrxZ0cGnGPjOOW8x9kyGhe/KvN7fUhdaB75/ehMuSTTcqQ9CYdOzlbvemdNNg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV8PR22MB5026

Add an overlay to disable the rtc for all am6xx-phycore-som boards.

Signed-off-by: Nathan Morrisson <nmorrisson@phytec.com>
---
v2:
  - Add build time tests in makefile

 arch/arm64/boot/dts/ti/Makefile                   |  5 +++++
 .../boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso | 15 +++++++++++++++
 2 files changed, 20 insertions(+)
 create mode 100644 arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso

diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile
index 320da5ea38e0..3d0e87a78e09 100644
--- a/arch/arm64/boot/dts/ti/Makefile
+++ b/arch/arm64/boot/dts/ti/Makefile
@@ -56,6 +56,7 @@ dtb-$(CONFIG_ARCH_K3) += k3-am64-tqma64xxl-mbax4xxl-wlan.dtbo
 
 # Common overlays for the phyCORE-AM6* family of boards
 dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-eth-phy.dtbo
+dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-rtc.dtbo
 
 # Boards with AM65x SoC
 k3-am654-gp-evm-dtbs := k3-am654-base-board.dtb \
@@ -112,6 +113,8 @@ k3-am625-beagleplay-csi2-tevi-ov5640-dtbs := k3-am625-beagleplay.dtb \
 	k3-am625-beagleplay-csi2-tevi-ov5640.dtbo
 k3-am625-phyboard-lyra-disable-eth-phy-dtbs := k3-am625-phyboard-lyra-rdk.dtb \
 	k3-am6xx-phycore-disable-eth-phy.dtbo
+k3-am625-phyboard-lyra-disable-rtc-dtbs := k3-am625-phyboard-lyra-rdk.dtb \
+	k3-am6xx-phycore-disable-rtc.dtbo
 k3-am625-phyboard-lyra-gpio-fan-dtbs := k3-am625-phyboard-lyra-rdk.dtb \
 	k3-am62x-phyboard-lyra-gpio-fan.dtbo
 k3-am625-sk-csi2-imx219-dtbs := k3-am625-sk.dtb \
@@ -139,6 +142,8 @@ k3-am642-evm-icssg1-dualemac-dtbs := \
 	k3-am642-evm.dtb k3-am642-evm-icssg1-dualemac.dtbo
 k3-am642-phyboard-electra-disable-eth-phy-dtbs := \
 	k3-am642-phyboard-electra-rdk.dtb k3-am6xx-phycore-disable-eth-phy.dtbo
+k3-am642-phyboard-electra-disable-rtc-dtbs := \
+	k3-am642-phyboard-electra-rdk.dtb k3-am6xx-phycore-disable-rtc.dtbo
 k3-am642-phyboard-electra-gpio-fan-dtbs := \
 	k3-am642-phyboard-electra-rdk.dtb k3-am642-phyboard-electra-gpio-fan.dtbo
 k3-am642-tqma64xxl-mbax4xxl-sdcard-dtbs := \
diff --git a/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso b/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso
new file mode 100644
index 000000000000..8b24191f5948
--- /dev/null
+++ b/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso
@@ -0,0 +1,15 @@
+// SPDX-License-Identifier: GPL-2.0-only OR MIT
+/*
+ * Copyright (C) 2023 PHYTEC America, LLC
+ * Author: Garrett Giordano <ggiordano@phytec.com>
+ *
+ * Copyright (C) 2024 PHYTEC America, LLC
+ * Author: Nathan Morrisson <nmorrisson@phytec.com>
+ */
+
+/dts-v1/;
+/plugin/;
+
+&i2c_som_rtc {
+	status = "disabled";
+};
-- 
2.25.1