Received: by 2002:a05:6500:1b8f:b0:1fa:5c73:8e2d with SMTP id df15csp470522lqb; Wed, 29 May 2024 00:42:37 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCXOJbnO5/TunrgmTNZYDZ7ZqpB7Q3jcjebaYMpN0NnBhNxfJAd63GuCnsoNedfB/KyL39/ByTi1BhNM2PyXfK5Xb22GZXymJG5fQaPkdQ== X-Google-Smtp-Source: AGHT+IHUkCYYntna6U332t9MvbGbjBqzLcvVHHZEaTP8HOCOV4WBXTVpGYyMjrQSLpUbmedhAl1d X-Received: by 2002:a05:6a20:ce4a:b0:1af:6fe9:5039 with SMTP id adf61e73a8af0-1b212ccf8efmr18947549637.1.1716968557512; Wed, 29 May 2024 00:42:37 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1716968556; cv=pass; d=google.com; s=arc-20160816; b=UdNDDa+nJjRO5qb9Sfj6ZLGRGDnxuYSROnbEZCPZ6DrPy94OGdEqEBk8F3tqddTW4w byxvQX8JMAWVT+E8levbW2/LsAHDJlQ4KJq4yD1Pq4eGM5FnWqjV/LUCn7rBrQ787TAZ GWFdXClPSeXnFhQ06mNplUEcfnzpWlld8dgPHetU7YtbWVyIpuNpVDGVBg0Tz+AGfnnd ENgspa8ZT5tiX6y7MJZh4FybIURz5QOPAcdwmDp668D1sCvXYVdgzB7Hb2b7Fjq6flam LlmeEi8yvwSJDL1FxViQXpL5WJ+zE5cXDqk2ZkCSSA6DnGVZdMXkyFLeMPN8rVG421Qg Y5wQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=PTuQk/inFajXWQGCYw++v9juwG87FCwyYjwbktM2DU4=; fh=v5g/jM8LtXkxdDOZiY0auDT0qARIn/b9mdOLf8qLaog=; b=fAEKoo9UoIrKi6btk/BX2L+d4sEsr6F8aHszKpuwVJF3Ahv8H+X+sDVmdvqyIfS3OV F/SxSPmIxuzf9euc3wDNtfU1JZvUcJ8MGc8rfYPCvsQ+pCQnxmQLH9p/Iva9VH5TiEvL QTWnEoA8oa1y1wqurGRStr7UDh1skuigIvi4BSgnzs/rnCve+J18cDeqWv996+Tdv1J4 0O//NxjcaJY0xz6onmeKjSLodPSEga1CGOZuxPUhP+49R6sni8iSQSC2bRLiCZst2shk 4Sxrxdi2KllEu1FXxBwXN4yUkp8lo8evQsqgE4gD0Oze+cMLNtXqqSHY0iKnhqDPWraU T4Zw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@marvell.com header.s=pfpt0220 header.b=JKGvHeCf; arc=pass (i=1 spf=pass spfdomain=marvell.com dkim=pass dkdomain=marvell.com dmarc=pass fromdomain=marvell.com); spf=pass (google.com: domain of linux-kernel+bounces-193606-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-193606-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=REJECT dis=NONE) header.from=marvell.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id d2e1a72fcca58-6f8fd4dc5bfsi9472753b3a.293.2024.05.29.00.42.36 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 29 May 2024 00:42:36 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-193606-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@marvell.com header.s=pfpt0220 header.b=JKGvHeCf; arc=pass (i=1 spf=pass spfdomain=marvell.com dkim=pass dkdomain=marvell.com dmarc=pass fromdomain=marvell.com); spf=pass (google.com: domain of linux-kernel+bounces-193606-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-193606-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=REJECT dis=NONE) header.from=marvell.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id C2F6928B440 for ; Wed, 29 May 2024 07:41:43 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 1278E169ADE; Wed, 29 May 2024 07:40:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=marvell.com header.i=@marvell.com header.b="JKGvHeCf" Received: from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com [67.231.156.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B542E16936B; Wed, 29 May 2024 07:40:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=67.231.156.173 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716968448; cv=none; b=cdmW3md7fbxvYbwlWzkHB/tgm78zS+ZoJqD2kBvZfN/a4iUx+vLydtHHYAYTE5JLH9xyTirg6pavNTw88qqRcAQDaswUEx9G6+kkN/EZaiuXYn3Hhai8mVFnEsKAVUeEhXOEemlK9tc2eok9ffes/tOsvnEDJZmjzODjsl3VXmI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716968448; c=relaxed/simple; bh=kSilMQSfl+5MyGEDzYOr+qcVPR4ct4u+aq7Z1++L2nE=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=gruQovlIR/P4AaWR5rvVZRaysQDL8pcqkQEZgKZposve3pbiZczuKIDeHcjKxhFB5aYWUoSd7FF+fr/uNanrmB/YK4YxTh/FAMaPJdlnJ6g5sXPnYN0vrcieRrKnywUsiw+T7qZDABIqf30WQ3py5p6I+EVJk9Er5xIlYkEUthE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=marvell.com; spf=pass smtp.mailfrom=marvell.com; dkim=pass (2048-bit key) header.d=marvell.com header.i=@marvell.com header.b=JKGvHeCf; arc=none smtp.client-ip=67.231.156.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=marvell.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=marvell.com Received: from pps.filterd (m0045851.ppops.net [127.0.0.1]) by mx0b-0016f401.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 44T3mGtP007681; Wed, 29 May 2024 00:40:41 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=pfpt0220; bh=PTuQk/inFajXWQGCYw++v9j uwG87FCwyYjwbktM2DU4=; b=JKGvHeCfKF3CQPRwg5/DwVTWYLPfhllECGHJkT2 dcOJl9qu2irkP9KU1tmLozRreKXbhhYoM0qsdbwpuUhZa/yP5J5l/grVLuoi2VfU Fd4f7R6RQLuAetrXtN+30yQJsGabKva7+MB31mvSUwx4BtKs/N7fj0u7n3JFcaPQ 1KzcbwFiPAmasLTg55d7QgZG95jte2p8L7l8gDAjNMlWo0vzwRqlvJz5riIHg+Q3 zYuG1YW6LLMQeqT0Ewt3kqatEY7/aKGB0DJJyQoOZGORH75ZOA2F57B6SzJLWmWB d7GITfb88JW2gP7CUZLeHWnGjw5uZ9aLLc9rmcZR1cnGJPg== Received: from dc5-exch05.marvell.com ([199.233.59.128]) by mx0b-0016f401.pphosted.com (PPS) with ESMTPS id 3yddnvc79e-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 29 May 2024 00:40:41 -0700 (PDT) Received: from DC5-EXCH05.marvell.com (10.69.176.209) by DC5-EXCH05.marvell.com (10.69.176.209) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Wed, 29 May 2024 00:40:40 -0700 Received: from maili.marvell.com (10.69.176.80) by DC5-EXCH05.marvell.com (10.69.176.209) with Microsoft SMTP Server id 15.2.1544.4 via Frontend Transport; Wed, 29 May 2024 00:40:40 -0700 Received: from Dell2s-9.sclab.marvell.com (unknown [10.110.150.250]) by maili.marvell.com (Postfix) with ESMTP id 2A3B23F7051; Wed, 29 May 2024 00:40:40 -0700 (PDT) From: Witold Sadowski To: , , CC: , , , , , Witold Sadowski Subject: [PATCH v6 0/5] Marvell HW overlay support for Cadence xSPI Date: Wed, 29 May 2024 00:40:31 -0700 Message-ID: <20240529074037.1345882-1-wsadowski@marvell.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Proofpoint-GUID: K44NXRiiVw347ssCbLm3lmCH6-vpKDft X-Proofpoint-ORIG-GUID: K44NXRiiVw347ssCbLm3lmCH6-vpKDft X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.650,FMLib:17.12.28.16 definitions=2024-05-28_14,2024-05-28_01,2024-05-17_01 This patch series adds support for the second version of the Marvell hardware overlay for the Cadence xSPI IP block. The overlay is a hardware change made around the original xSPI block. It extends xSPI features with clock configuration, interrupt masking, and full-duplex, variable-length SPI operations. These functionalities allow the xSPI block to operate not only with memory devices but also with simple SPI devices and TPM devices. Changes: v6: Fix item order in cdns,xspi.yaml v5: Rework cdns,xspi.yaml file Reword commit messages Move mamory mapping to ACPI patch Use devm_platform_ioremap_resource instead of two step mapping v4: Rename new Marvell registers to keep naming conventions Rename mrvl,xspi-nor to marvell,cnxx,xspi-nor Various fixed for cdns,xspi.yaml file: - Remove unnecesary parameters - Link register xferbase with marvell,cn10-xspi-nor - Move default values to .c file from device-tree Clock configuration optimization ACPI fixes: - Remove incorrect ACPI match table Added .data field to device_id, fixes for matching in ACPI and dtb case Minor style comment changes v3: Removed all kconfig changes Added device-tree mrvl,xspi-nor tag v2: Support for second overlay iteration v1: - v0: Initial support for v1 overlay Piyush Malgujar (1): spi: cadence: Allow to read basic xSPI configuration from ACPI Witold Sadowski (4): spi: cadence: Ensure data lines set to low during dummy-cycle period spi: dt-bindings: cadence: Add Marvell overlay bindings documentation for Cadence XSPI spi: cadence: Add Marvell xSPI IP overlay changes spi: cadence: Add MRVL overlay xfer operation support .../devicetree/bindings/spi/cdns,xspi.yaml | 32 +- drivers/spi/spi-cadence-xspi.c | 620 +++++++++++++++++- 2 files changed, 628 insertions(+), 24 deletions(-) -- 2.43.0