Received: by 2002:a05:6500:1b8f:b0:1fa:5c73:8e2d with SMTP id df15csp1333334lqb; Thu, 30 May 2024 07:23:19 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCXCYdPc8rDwGdnmrTM01mKGrUwHagz+O8HIMdLWyl08kygw7JqcN7jq4LL+B5dTjIDi5LLtcPnOBlgU+7WW8wcTW2K2MNyfj9oS0w3QMg== X-Google-Smtp-Source: AGHT+IFqhcs5H6B+aIFlw+RgfcmLDDtluvj3yt3iAwtu97JaygjbNdmBxI51UojsOWIpiOLIeZks X-Received: by 2002:a05:6214:451b:b0:6ad:835f:9417 with SMTP id 6a1803df08f44-6ae0cb2cbd6mr22725316d6.14.1717078999721; Thu, 30 May 2024 07:23:19 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1717078999; cv=pass; d=google.com; s=arc-20160816; b=PLddsTgQONIBs+A8kpmtBrr7t8FRTQH6ZTvXUCx6Y0HBJtxoKTwzdQzRS1fTUwzS5I s5YX+A4ItE0elhZI2RRGF9cyKQ+VT5k9X3yUiJQSUAR8MUbTKvsyyyGqYfbzpvIHRoka cpTdr3eEjVOwXKnEpg9P7iU6q6sALxq2szP7l4/8/EcVdLsyj4aFSJvYmjDw4k5q7ISn XadmUQ30kBHLMvETVO7qdfnwZBpistXgRHUoulUOUracPn+lTq1O8K8kyVZWQ7zlEpxc bxHZb4ScG4Uw2UPQ/itFE/jzlft8U4cLFqgkcYWAviR8Hv093V9LLYISyX6K/Dw/Yogt lUWQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:list-unsubscribe:list-subscribe:list-id:precedence :references:message-id:subject:cc:to:from:date:dkim-signature; bh=9w+abpC+M6KzPadojb0i2NOSLiClHc/xESgIjMtoUBI=; fh=HxcassmwhDjln463W4zMwoiui16qk/TnQi7DKsY2MDc=; b=tcOQD222jzkvtX4Md9lI04tJwPiN/fGKi2hrxr68QrT2ZgnRMQgABjze2OCoH+hbVv OeyDCYFoJiilHEP2liv1Wc9zDtwS7xjtWXrpSdr1pLRZXZDrtfbBnHGkjiii4t2Prm0p r+fyL6yZuEMmRYNWnWBHukpPbwu0DiwvWz91jH+DRdIrEJMk9+cqol848fb8hUzOfNxt vzGL1n/sb7GE9T5suDZ8ZUDMjEG+/XUwvbtjQJDkNBvhQwvwZQNeCjPlVD0ovQErXRo7 sDk8fA30XAtMTUXf080wiLqKWyglsolWITCx8mHxLUHr0anoRFrmy5XILQ+iHjFmpzgt DEnQ==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=kqbnRjX+; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=intel.com); spf=pass (google.com: domain of linux-kernel+bounces-195507-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-195507-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id 6a1803df08f44-6ad79d12814si114414106d6.181.2024.05.30.07.23.19 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 May 2024 07:23:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-195507-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=kqbnRjX+; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=intel.com); spf=pass (google.com: domain of linux-kernel+bounces-195507-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-195507-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 39B8F1C23B51 for ; Thu, 30 May 2024 14:23:03 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id B103917625A; Thu, 30 May 2024 14:22:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="kqbnRjX+" Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.12]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 87FCA1DA53 for ; Thu, 30 May 2024 14:22:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.12 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717078976; cv=none; b=Hbs95mE4mDGtEyPiOhbvynVOnGZO3aiHf0FaLo4z9eZHzzzjv9diodMnH25hP22hFGPchb03tecMgaqeEDXWFEscXvt4EM+jwgu9KRgNJCHSquBiw8izn81F0HbaGnNTvtONsdx9Jq8ERkxQVi4gDnwFs679Yo9KAPJ0JpvCD04= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717078976; c=relaxed/simple; bh=0TzI08c66avPZJEdsDRUEmen7CFRPyXzgnULJsKiuKw=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=lHT/+mEDB2Jk/PfT7XEqrzCRaW57Mp5F1uocq/X6ALhmoa/xSy98napuvJr5iJGQhLVmc2CxBDnrqO9Wc490C8/alJeR+Q3vkSTSsz3b9qaoksVZ8ScP4MOE8SCCtJTgHA27GoHjx2Q/mlB6ToEFK0+dyOCkE7833nqe0hIl8sA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=kqbnRjX+; arc=none smtp.client-ip=198.175.65.12 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1717078975; x=1748614975; h=date:from:to:cc:subject:message-id:references: mime-version:content-transfer-encoding:in-reply-to; bh=0TzI08c66avPZJEdsDRUEmen7CFRPyXzgnULJsKiuKw=; b=kqbnRjX+2f0TBU6qs8g8aXFlsVlQCQzOhC8rcOeiBvRM5OR8Bi8C+nin /ebm4rGeDhQ1HaWKqkPgfXE8BZxZNXPjmocCRDRataSqBHXXBWyA8Kmhr m8KAGAcD0j9XUjUI5R7Mb9skHJiwpUpDYPbCse+sCMONMzNpyhw0qE5au Q50FBHbi+YO7bxQWtIVSvzxQGpcjABn9I1gw+5OENtgfRFIXIym5tHGSU CjzhfPOZKlq2ewGbqMfSsmjKrOk2AyjYvhrzXaJ30e2jE1JMBrZfQrYTP 0mopdSZ8U37tv5dWhdPDvk3v/zL6qnxdafLomEq0dZpLqq4s8FbmwBh0B Q==; X-CSE-ConnectionGUID: +3HjSxEuSe2/efsvVaTMeg== X-CSE-MsgGUID: susdLsW9SaSP5X0Pr4X3PQ== X-IronPort-AV: E=McAfee;i="6600,9927,11088"; a="24971280" X-IronPort-AV: E=Sophos;i="6.08,201,1712646000"; d="scan'208";a="24971280" Received: from fmviesa007.fm.intel.com ([10.60.135.147]) by orvoesa104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 30 May 2024 07:22:54 -0700 X-CSE-ConnectionGUID: JU4D+hkIS5GrqJb6iNRbeg== X-CSE-MsgGUID: cDohpN6KSJ2/DX72oY4GmA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.08,201,1712646000"; d="scan'208";a="35764100" Received: from unknown (HELO 0610945e7d16) ([10.239.97.151]) by fmviesa007.fm.intel.com with ESMTP; 30 May 2024 07:22:52 -0700 Received: from kbuild by 0610945e7d16 with local (Exim 4.96) (envelope-from ) id 1sCgfx-000FY4-2t; Thu, 30 May 2024 14:22:47 +0000 Date: Thu, 30 May 2024 22:19:35 +0800 From: kernel test robot To: Samuel Holland , Palmer Dabbelt Cc: llvm@lists.linux.dev, oe-kbuild-all@lists.linux.dev, linux-kernel@vger.kernel.org, Andy Chiu , linux-riscv@lists.infradead.org, Matthew Bystrin , Sami Tolvanen , Samuel Holland Subject: Re: [PATCH 4/4] riscv: entry: Save a frame record for exceptions Message-ID: <202405302207.M9bDz8l3-lkp@intel.com> References: <20240530001733.1407654-5-samuel.holland@sifive.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20240530001733.1407654-5-samuel.holland@sifive.com> Hi Samuel, kernel test robot noticed the following build errors: [auto build test ERROR on linus/master] [also build test ERROR on v6.10-rc1 next-20240529] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch#_base_tree_information] url: https://github.com/intel-lab-lkp/linux/commits/Samuel-Holland/riscv-Fix-32-bit-call_on_irq_stack-frame-pointer-ABI/20240530-081923 base: linus/master patch link: https://lore.kernel.org/r/20240530001733.1407654-5-samuel.holland%40sifive.com patch subject: [PATCH 4/4] riscv: entry: Save a frame record for exceptions config: riscv-randconfig-001-20240530 (https://download.01.org/0day-ci/archive/20240530/202405302207.M9bDz8l3-lkp@intel.com/config) compiler: clang version 19.0.0git (https://github.com/llvm/llvm-project bafda89a0944d947fc4b3b5663185e07a397ac30) reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20240530/202405302207.M9bDz8l3-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot | Closes: https://lore.kernel.org/oe-kbuild-all/202405302207.M9bDz8l3-lkp@intel.com/ All errors (new ones prefixed by >>): >> arch/riscv/kernel/probes/rethook_trampoline.S:79:15: error: operand must be a symbol with %lo/%pcrel_lo/%tprel_lo modifier or an integer in the range [-2048, 2047] addi sp, sp, -(PT_SIZE_ON_STACK) ^ arch/riscv/kernel/probes/rethook_trampoline.S:90:15: error: operand must be a symbol with %lo/%pcrel_lo/%tprel_lo modifier or an integer in the range [-2048, 2047] addi sp, sp, PT_SIZE_ON_STACK ^ vim +79 arch/riscv/kernel/probes/rethook_trampoline.S c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 9 c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 10 .text c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 11 .altmacro c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 12 c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 13 .macro save_all_base_regs c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 14 REG_S x1, PT_RA(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 15 REG_S x3, PT_GP(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 16 REG_S x4, PT_TP(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 17 REG_S x5, PT_T0(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 18 REG_S x6, PT_T1(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 19 REG_S x7, PT_T2(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 20 REG_S x8, PT_S0(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 21 REG_S x9, PT_S1(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 22 REG_S x10, PT_A0(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 23 REG_S x11, PT_A1(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 24 REG_S x12, PT_A2(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 25 REG_S x13, PT_A3(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 26 REG_S x14, PT_A4(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 27 REG_S x15, PT_A5(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 28 REG_S x16, PT_A6(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 29 REG_S x17, PT_A7(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 30 REG_S x18, PT_S2(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 31 REG_S x19, PT_S3(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 32 REG_S x20, PT_S4(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 33 REG_S x21, PT_S5(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 34 REG_S x22, PT_S6(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 35 REG_S x23, PT_S7(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 36 REG_S x24, PT_S8(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 37 REG_S x25, PT_S9(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 38 REG_S x26, PT_S10(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 39 REG_S x27, PT_S11(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 40 REG_S x28, PT_T3(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 41 REG_S x29, PT_T4(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 42 REG_S x30, PT_T5(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 43 REG_S x31, PT_T6(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 44 .endm c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 45 c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 46 .macro restore_all_base_regs c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 47 REG_L x3, PT_GP(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 48 REG_L x4, PT_TP(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 49 REG_L x5, PT_T0(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 50 REG_L x6, PT_T1(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 51 REG_L x7, PT_T2(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 52 REG_L x8, PT_S0(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 53 REG_L x9, PT_S1(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 54 REG_L x10, PT_A0(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 55 REG_L x11, PT_A1(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 56 REG_L x12, PT_A2(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 57 REG_L x13, PT_A3(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 58 REG_L x14, PT_A4(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 59 REG_L x15, PT_A5(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 60 REG_L x16, PT_A6(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 61 REG_L x17, PT_A7(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 62 REG_L x18, PT_S2(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 63 REG_L x19, PT_S3(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 64 REG_L x20, PT_S4(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 65 REG_L x21, PT_S5(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 66 REG_L x22, PT_S6(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 67 REG_L x23, PT_S7(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 68 REG_L x24, PT_S8(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 69 REG_L x25, PT_S9(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 70 REG_L x26, PT_S10(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 71 REG_L x27, PT_S11(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 72 REG_L x28, PT_T3(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 73 REG_L x29, PT_T4(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 74 REG_L x30, PT_T5(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 75 REG_L x31, PT_T6(sp) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 76 .endm c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 77 76329c693924d8 arch/riscv/kernel/probes/rethook_trampoline.S Cl?ment L?ger 2023-10-24 78 SYM_CODE_START(arch_rethook_trampoline) c22b0bcb1dd024 arch/riscv/kernel/probes/kprobes_trampoline.S Guo Ren 2020-12-17 @79 addi sp, sp, -(PT_SIZE_ON_STACK) -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki