Received: by 2002:a05:6500:2018:b0:1fb:9675:f89d with SMTP id t24csp242635lqh; Thu, 30 May 2024 22:58:49 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCWWXhOEPMZprlBbQho9/SSvk5CMIvkjE7lo16BsOTbxS4u+YLS2rd51+Z1X6cvpel8A/06JFGB+tR7z6EVQxMh3X7E/f9J7ZPVle8tQUA== X-Google-Smtp-Source: AGHT+IE6uOWBe/JCKjvlaZZ5XXU92rR9NlOJFgCaUytNHrkMXRKErb2jNGW5lrF9DwNHlfD95Vzk X-Received: by 2002:a05:6358:6c0c:b0:18f:81c1:a94f with SMTP id e5c5f4694b2df-19b48d4e7d1mr136699155d.7.1717135128708; Thu, 30 May 2024 22:58:48 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1717135128; cv=pass; d=google.com; s=arc-20160816; b=qQEitkyW8OpnZmHYOPLcyuB6lo+Cy9+PMSzPhXLt3nF4J4C0tguCjY0Sg2Yi1u8qen HOwtb069I8qhl17sLH8DxLIiltSMvCRbloteNgj0fNyU4BOmvtn1BVANE6mHq35/sZ07 NrBV4KTCPwdy+we+HCUS1ZDEyU/+Q2AakDjFg+IMVu9DrGiRAYyncSP20A4D+NBpFW2B kF8e5uBCXbv9l/4S+YJB8LrjzXJHnOtT5IqepGMAdyPO97uDr7wOkHUdbM3XZ/LKfkwq Y7rH4wviTgpECTfl5B1E8rIUwp1Z1snvbvi4AvD8xRMVNLDfi8cYIfjIAxY8v0/6/rxA Pa3A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:organization:mime-version :list-unsubscribe:list-subscribe:list-id:precedence:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature; bh=1325SULfSD7BRpeEXbTb15SUaYKKjd9AStb9xKVzhV8=; fh=U6go9TgVfhaVn8TnsTwh7UQoqP4RUXu7+mrCNIc4gvk=; b=EYZiNByn/H/UccIJgLo2YLd3fSlBHQuYQ6Knp/osZJseOXja97vw4ZVKYsIV6MZO2U tEnhCLHqaVeqobBtAuD9t4JDlvJ79AaaWPeZim2AxhVsJ4MNDIG/vUNsrAP/Z/IKboCw dfZ/cw5oUmJro2rwWFRjtJ1a835urFUeeR5/LbbjD0J7afAQqsp5qglErBOim4Qmzr0x /bdJWHYiW90ctduBNGkR1Wf+GAKPD9gIeXmODvmtdlwmNs3F7v1PgLrkWlBW0g+FhQzu 8bBtRtygbaAVPewXTsquHcWsD7FxT2bf+cikdBeHGgf7peQPqqR1lycryFuya8AmJ6uF nWjA==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=dLCKt+6W; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=intel.com); spf=pass (google.com: domain of linux-kernel+bounces-196309-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-196309-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id 41be03b00d2f7-6c3551558d4si940799a12.198.2024.05.30.22.58.48 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 May 2024 22:58:48 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-196309-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=dLCKt+6W; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=intel.com); spf=pass (google.com: domain of linux-kernel+bounces-196309-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-196309-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 081492875A8 for ; Fri, 31 May 2024 05:58:46 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id B9A987E782; Fri, 31 May 2024 05:58:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="dLCKt+6W" Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.10]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7CCE97D3F8; Fri, 31 May 2024 05:58:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.10 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717135103; cv=none; b=dxvAccLBorWtdPsPY4d89DmodXCW3TU4WMRVIkBdxCuElUhXLhdjIyhd2GXWD5fUs/w9kBFD8+iO+yqhGlp4GJACemZrQ1ziZFAJ+mexGiaIlFgwWUJ7du5ZN4djV0V8bcPgLTgCaHvReFPtiVeDw8sWBCYzjtxnI1egTK+dLms= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717135103; c=relaxed/simple; bh=UW2BCplhMWf0Uk9H/TC84K3bNxl7b2FFw/QfP+F2heE=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=i2lWwoPvC4UF9NhPvJ7imnBZ40Ge2/hE5mm36c3jlUv4c3MAI95IHF3RpjRtvL2C1qx4hYqDpqTfC8oMot0TJz5Qg5skITrqcKprLHc8Wi1Or5uExAOMFhwLeLDo3aHdHq6aYnGPGZ/zJOj/ykXlj3vUxjuhZ2lqN5N1ZB5hofo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=dLCKt+6W; arc=none smtp.client-ip=192.198.163.10 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1717135102; x=1748671102; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=UW2BCplhMWf0Uk9H/TC84K3bNxl7b2FFw/QfP+F2heE=; b=dLCKt+6W2vxdGqMHzj6Fbr/35H+0Zw7HoZ7ITdhZhg5K4Wkssip47w/+ Hld05HmqNgD/l2RXuCrnbeDkmgeXgTT4k5pKs+Br9zSGhaCX4HCPW5BTh 7MvSOzYN+e5+fPjpHrWHNWUG7JcCw6S7ICL2V2CdH1OpslQNr/zCg990N XjULCTaFsmkOM7U3M2OhM4gMcdfbxGW4DnPEApMV8rZ/xoootkEHkhfjH EtJCAYjr8d/c0B4q5gkqc12OuubQlxACrXZ7mrahDl7bBf4zcqnTqJCB0 rKOELJTfN5IaRMgthiT6+k1+r1MkJjnPvj2pjPxuZmHsRTzKxAfw1+P1f Q==; X-CSE-ConnectionGUID: Mau2IoiGTRmzdtWg25vZFw== X-CSE-MsgGUID: FN1BPlvIS1qyp6JGJ1Ht5A== X-IronPort-AV: E=McAfee;i="6600,9927,11088"; a="25068174" X-IronPort-AV: E=Sophos;i="6.08,203,1712646000"; d="scan'208";a="25068174" Received: from fmviesa005.fm.intel.com ([10.60.135.145]) by fmvoesa104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 30 May 2024 22:58:12 -0700 X-CSE-ConnectionGUID: twGzDCCdSUaAUrILk06/KA== X-CSE-MsgGUID: OJ3TFkroQBCSQJo1IKuUsw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.08,203,1712646000"; d="scan'208";a="40510896" Received: from ahunter6-mobl1.ger.corp.intel.com (HELO localhost.localdomain) ([10.246.41.28]) by fmviesa005-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 30 May 2024 22:58:08 -0700 From: Adrian Hunter To: Peter Zijlstra Cc: Ingo Molnar , Mark Rutland , Alexander Shishkin , Heiko Carstens , Thomas Richter , Hendrik Brueckner , Suzuki K Poulose , Mike Leach , James Clark , coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, Yicong Yang , Jonathan Cameron , Will Deacon , Arnaldo Carvalho de Melo , Jiri Olsa , Namhyung Kim , Ian Rogers , Andi Kleen , linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org Subject: [PATCH V7 04/12] perf tools: Enable evsel__is_aux_event() to work for ARM/ARM64 Date: Fri, 31 May 2024 08:57:23 +0300 Message-Id: <20240531055731.12541-5-adrian.hunter@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240531055731.12541-1-adrian.hunter@intel.com> References: <20240531055731.12541-1-adrian.hunter@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Organization: Intel Finland Oy, Registered Address: PL 281, 00181 Helsinki, Business Identity Code: 0357606 - 4, Domiciled in Helsinki Content-Transfer-Encoding: 8bit Set pmu->auxtrace on ARM/ARM64 AUX area PMUs. evsel__is_aux_event() needs the setting to identify AUX area tracing selected events. Currently, the features that use evsel__is_aux_event() are used only by Intel PT, but that may change in the future. Signed-off-by: Adrian Hunter Acked-by: Ian Rogers Reviewed-by: Andi Kleen --- tools/perf/arch/arm/util/pmu.c | 3 +++ 1 file changed, 3 insertions(+) diff --git a/tools/perf/arch/arm/util/pmu.c b/tools/perf/arch/arm/util/pmu.c index 8b7cb68ba1a8..668a4310cb69 100644 --- a/tools/perf/arch/arm/util/pmu.c +++ b/tools/perf/arch/arm/util/pmu.c @@ -20,16 +20,19 @@ void perf_pmu__arch_init(struct perf_pmu *pmu __maybe_unused) #ifdef HAVE_AUXTRACE_SUPPORT if (!strcmp(pmu->name, CORESIGHT_ETM_PMU_NAME)) { /* add ETM default config here */ + pmu->auxtrace = true; pmu->selectable = true; pmu->perf_event_attr_init_default = cs_etm_get_default_config; #if defined(__aarch64__) } else if (strstarts(pmu->name, ARM_SPE_PMU_NAME)) { + pmu->auxtrace = true; pmu->selectable = true; pmu->is_uncore = false; pmu->perf_event_attr_init_default = arm_spe_pmu_default_config; if (!strcmp(pmu->name, "arm_spe_0")) pmu->mem_events = perf_mem_events_arm; } else if (strstarts(pmu->name, HISI_PTT_PMU_NAME)) { + pmu->auxtrace = true; pmu->selectable = true; #endif } -- 2.34.1