Received-SPF: pass (google.com: domain of linux-kernel+bounces-198282-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223;
Date: Sun, 2 Jun 2024 17:15:24 +0300
From: Vladimir Oltean <olteanv@gmail.com>
To: Tristram.Ha@microchip.com
Cc: Arun Ramadoss <arun.ramadoss@microchip.com>,
	Woojung Huh <woojung.huh@microchip.com>,
	Andrew Lunn <andrew@lunn.ch>,
	Vivien Didelot <vivien.didelot@gmail.com>,
	Florian Fainelli <f.fainelli@gmail.com>,
	"David S. Miller" <davem@davemloft.net>,
	Eric Dumazet <edumazet@google.com>,
	Jakub Kicinski <kuba@kernel.org>, Paolo Abeni <pabeni@redhat.com>,
	UNGLinuxDriver@microchip.com, netdev@vger.kernel.org,
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH v1 net] net: dsa: microchip: fix wrong register write
 when masking interrupt
Message-ID: <20240602141524.iap3b6w2dxilwzjg@skbuf>
References: <1717119553-3441-1-git-send-email-Tristram.Ha@microchip.com>
Precedence: bulk
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <1717119553-3441-1-git-send-email-Tristram.Ha@microchip.com>

On Thu, May 30, 2024 at 06:39:13PM -0700, Tristram.Ha@microchip.com wrote:
> From: Tristram Ha <tristram.ha@microchip.com>
> 
> Initially the macro REG_SW_PORT_INT_MASK__4 is defined as 0x001C in
> ksz9477_reg.h and REG_PORT_INT_MASK is defined as 0x#01F.  Because the
> global and port interrupt handling is about the same the new
> REG_SW_PORT_INT_MASK__1 is defined as 0x1F in ksz_common.h.  This works
> as only the least significant bits have effect.  As a result the 32-bit
> write needs to be changed to 8-bit.
> 
> Fixes: e1add7dd6183 ("net: dsa: microchip: use common irq routines for girq and pirq")
> Signed-off-by: Tristram Ha <tristram.ha@microchip.com>
> ---
> v1
>  - clarify the reason to change the code

After v1 comes v2.

> 
>  drivers/net/dsa/microchip/ksz_common.c | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/drivers/net/dsa/microchip/ksz_common.c b/drivers/net/dsa/microchip/ksz_common.c
> index 1e0085cd9a9a..3ad0879b00cd 100644
> --- a/drivers/net/dsa/microchip/ksz_common.c
> +++ b/drivers/net/dsa/microchip/ksz_common.c
> @@ -2185,7 +2185,7 @@ static void ksz_irq_bus_sync_unlock(struct irq_data *d)
>  	struct ksz_device *dev = kirq->dev;
>  	int ret;
>  
> -	ret = ksz_write32(dev, kirq->reg_mask, kirq->masked);
> +	ret = ksz_write8(dev, kirq->reg_mask, kirq->masked);
>  	if (ret)
>  		dev_err(dev->dev, "failed to change IRQ mask\n");
>  
> -- 
> 2.34.1
> 

What is the user-visible functional impact of the 32-bit access? Justify
why this is a bug worth sending to stable kernels please.

FWIW, struct ksz_irq operates on 16-bit registers.