Received: by 2002:ab2:7903:0:b0:1fb:b500:807b with SMTP id a3csp1458445lqj; Tue, 4 Jun 2024 02:04:29 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCWiqU+6yqvLYr1e7wNOlgZ6KvKRIy9PH4RoE0JK9uXKic+cZ1XGDzOAsFj5mXofpS6nW3qaeJmHCDKP2aV8LUk4J0padEwM6omUYUNmJQ== X-Google-Smtp-Source: AGHT+IGJ5z0qAoa6CjxUZTbXsr0uW6TSO3dStO/JtfAys6Rtb/3HPM0gbkGX547rUTcal8GLtscy X-Received: by 2002:a05:6402:2313:b0:578:f472:d9d5 with SMTP id 4fb4d7f45d1cf-57a364ac87dmr7285161a12.37.1717491868850; Tue, 04 Jun 2024 02:04:28 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1717491868; cv=pass; d=google.com; s=arc-20160816; b=RDCPeNyTDi8hQ4s3yL/9rWL1m/q0LbYiYy6qDEW9mqE0bcH8micIZ+ki+/A6uVmy/N /hbp0ZN+uwGpCOKDxM343TMaLjbL8ahF3AgqhfcqC6QaP39b3YyZUAPPD3jgVZ1mXINf YMyBNGVKFONcru3nWlcYGMPd/coYm9VvFXOUvL2caqlkrXEo5HwUdf9A+LjGbkZhfEXf hRN40spNClmqHLWF3iAB3nr1wxQAUP8z2jVaoktKaEhq9a4q3JIfF0EaBGp0RrMPkt7p 6ldAGTV7vk0Lu9uhuW0QvBurCweiGZrunNij/Y0Ot89ljfhGEp/r8auGSTBASSf1Vujk cZiw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=6iyLsfE5NFGLIDenSZ7LevfQ5SYEgR7vWcrXflvbod0=; fh=v0teqksL3xO+SLXxmXdn9hV0IgnSHmLX2R1lVYr4iek=; b=efmHvRprBk3PkLZsWYKlP65pRn8kJU8SGnJmmxNa2MBjK7JUQCplJAqnzKnKDk7z+K zK1jPRuuqxIX6yTk56SN6QwRqoh9bHgJ4yvg7R1/SW8oJc47inKKhymK80p7nNpPensm mBwzyQ2aXlCKbB0mRqoRuhDiWn+o3ABkMz0VrqF1cQOfEKvgHjEWLF5iZoqguoWpM/Xs nRKMWjurBAKlPm3iyF2/UIZqlRss/cq7PfWOGeCmGvzuX98wKScwtsUaB4Fz73S1ZiDm o3E+5OVlcPZSxP5xqJoGR2LWVHjcvWG3g8vCVvaOePocOxrTDP5om4ErtQEDBmSXKpYU 2MFw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=QcfbN6qa; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-200281-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-200281-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id 4fb4d7f45d1cf-57a858bc8e9si242419a12.194.2024.06.04.02.04.28 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 04 Jun 2024 02:04:28 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-200281-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=QcfbN6qa; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-200281-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-200281-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 7E1E31F263CD for ; Tue, 4 Jun 2024 08:53:19 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 756AB142E7D; Tue, 4 Jun 2024 08:53:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="QcfbN6qa" Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DFD61BA39; Tue, 4 Jun 2024 08:53:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.249 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717491192; cv=none; b=OGx5usOIhMI0S5GxN3mWDZV2lmYy+3vHQmwEEk/4Q59KEKi/n+wBVQQS8UXMAHbIna6X5VRQ4LPlx8jUOyn9jBTLdQZds6AzqO8y/7JhJXwMjPBagVfbQXFc9JQdfcrf4fY5gRV4dgJUw0vmFDpakFHp7lY0suH/JsuvPuiD2BU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717491192; c=relaxed/simple; bh=EF6kcuyEKnCpEhcDAN3Y90hUIGJNMUAFdpjqJ/fxZPI=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=icoJBZ5c7TWiwD3c3goN41G5N7sYL4g4kkCO3ZcMW/VJIOhOkNJqiqEllbwRa5LmPS7AlZMaPBmi9Xp0A2N7IE5h70HgCKPffm5SvGaL0YB4T0pO/KkWnm0y79WNkGY/t+2zQVbn2dDiz6UB8lp75BabO5vjucrNLwlKijiEAT4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=QcfbN6qa; arc=none smtp.client-ip=198.47.23.249 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 4548qvv1104969; Tue, 4 Jun 2024 03:52:57 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1717491177; bh=6iyLsfE5NFGLIDenSZ7LevfQ5SYEgR7vWcrXflvbod0=; h=From:To:CC:Subject:Date; b=QcfbN6qaz7Gbahay7n3vesS7D/GPGHdB11dY6QcJXvb7IT2cjvdbRUMAJKOAHB29N e1NskZl4SEC5dR9b2ZSbJxsMZKPj5tnCKjMsv9uOMEMAZAseYXwCyIwbpuKi8Gmtcl oa5wkOOBtFXsaN5BaEW9cYYcUKxn2GcFWGYo30ow= Received: from DLEE115.ent.ti.com (dlee115.ent.ti.com [157.170.170.26]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 4548qvaL083479 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 4 Jun 2024 03:52:57 -0500 Received: from DLEE105.ent.ti.com (157.170.170.35) by DLEE115.ent.ti.com (157.170.170.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 4 Jun 2024 03:52:57 -0500 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 4 Jun 2024 03:52:57 -0500 Received: from uda0492258.dhcp.ti.com (uda0492258.dhcp.ti.com [172.24.227.9]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 4548qqQh066926; Tue, 4 Jun 2024 03:52:53 -0500 From: Siddharth Vadapalli To: , , , , , , , CC: , , , , , , Subject: [PATCH v5 0/7] Add PCIe, SERDES and USB DT support for J722S Date: Tue, 4 Jun 2024 14:22:45 +0530 Message-ID: <20240604085252.3686037-1-s-vadapalli@ti.com> X-Mailer: git-send-email 2.40.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Hello, This series adds the device-tree support for enabling PCIe and USB functionality on J722S-EVM. Since AM62P and J722S SoCs share most of the peripherals, the files have been renamed to indicate the same. The main domain peripherals on both SoCs that aren't shared are present in the "soc-main.dtsi" files. This change has been made based on Roger's feedback at: https://lore.kernel.org/r/f52d9569-a399-422f-9cf0-b0bf69b64d18@kernel.org/ This series has been tested on J722S-EVM for PCIe and USB functionality: https://gist.github.com/Siddharth-Vadapalli-at-TI/02c037efd3666ea8232d7bb8b0fa42f3 Sanity testing on AM62P5-SK with this series: https://gist.github.com/Siddharth-Vadapalli-at-TI/1fb178f31b7cbc8eefd424e1e540ef3b v4: https://lore.kernel.org/r/20240601121554.2860403-1-s-vadapalli@ti.com/ Changes since v4: - Rebased series on linux-next tagged next-20240604. - Based on Andrew's feedback at: https://lore.kernel.org/r/086fa11e-10f8-463d-8966-1a33a52a3146@ti.com/ MCU was retained as-is while main and wakeup were changed to MAIN and WAKEUP in the respective shared files. Also, newline was added between the file description and the Copyright in all the files. Collected Acked-by tag for the 1st patch since these changes have been made. - Based on Andrew's feedback at: https://lore.kernel.org/r/147d58a6-0cad-47b6-a069-755f835a77e9@ti.com/ SERDES1 has also been disabled in k3-j722s-main.dtsi similar to SERDES0. - Based on Andrew's feedback at: https://lore.kernel.org/r/183a9d15-939e-433b-84ba-8a64eb8ef3ec@ti.com/ the `status = "okay";` line has been moved to the end of the `pcie0_rc` node referenced in k3-j722s-evm.dts following the updated ordering rules. Also, the SERDES1 node has been enabled in the k3-j722s-evm.dts file since it has been disabled in the k3-j722s-main.dtsi file. Regards, Siddharth. Siddharth Vadapalli (7): arm64: dts: ti: am62p: Rename am62p-{}.dtsi to am62p-j722s-common-{}.dtsi arm64: dts: ti: k3-am62p-j722s: Move AM62P specific USB1 to am62p-main.dtsi arm64: dts: ti: k3-j722s: Add main domain peripherals specific to J722S arm64: dts: ti: k3-j722s: Switch to k3-am62p-j722s-common.dtsi arm64: dts: ti: k3-serdes: Add SERDES0/SERDES1 lane-muxing macros for J722S arm64: dts: ti: k3-j722s-main: Add SERDES and PCIe support arm64: dts: ti: k3-j722s: Enable PCIe and USB support on J722S-EVM .../dts/ti/k3-am62p-j722s-common-main.dtsi | 1068 +++++++++++++++++ ...cu.dtsi => k3-am62p-j722s-common-mcu.dtsi} | 3 +- ...dtsi => k3-am62p-j722s-common-wakeup.dtsi} | 3 +- ...-am62p.dtsi => k3-am62p-j722s-common.dtsi} | 6 +- arch/arm64/boot/dts/ti/k3-am62p-main.dtsi | 1063 +--------------- arch/arm64/boot/dts/ti/k3-am62p5.dtsi | 3 +- arch/arm64/boot/dts/ti/k3-j722s-evm.dts | 73 ++ arch/arm64/boot/dts/ti/k3-j722s-main.dtsi | 173 +++ arch/arm64/boot/dts/ti/k3-j722s.dtsi | 97 +- arch/arm64/boot/dts/ti/k3-serdes.h | 8 + 10 files changed, 1429 insertions(+), 1068 deletions(-) create mode 100644 arch/arm64/boot/dts/ti/k3-am62p-j722s-common-main.dtsi rename arch/arm64/boot/dts/ti/{k3-am62p-mcu.dtsi => k3-am62p-j722s-common-mcu.dtsi} (98%) rename arch/arm64/boot/dts/ti/{k3-am62p-wakeup.dtsi => k3-am62p-j722s-common-wakeup.dtsi} (97%) rename arch/arm64/boot/dts/ti/{k3-am62p.dtsi => k3-am62p-j722s-common.dtsi} (97%) create mode 100644 arch/arm64/boot/dts/ti/k3-j722s-main.dtsi -- 2.40.1