Received-SPF: pass (google.com: domain of linux-kernel+bounces-201539-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99;
Message-ID: <5a773641-73a6-416e-8c52-eccc136f11ef@phytec.com>
Date: Tue, 4 Jun 2024 16:15:48 -0700
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v2 0/4] Add overlays to disable optional hardware in
 k3-am6xx-phycore-som boards
To: Vignesh Raghavendra <vigneshr@ti.com>, nm@ti.com, kristo@kernel.org,
 robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org
Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
 linux-kernel@vger.kernel.org, upstream@lists.phytec.de, w.egorov@phytec.de
References: <20240528225137.3629698-1-nmorrisson@phytec.com>
 <4ac40139-eda0-4f6a-8bbe-99110605f91e@ti.com>
Content-Language: en-US
From: Nathan Morrisson <nmorrisson@phytec.com>
In-Reply-To: <4ac40139-eda0-4f6a-8bbe-99110605f91e@ti.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?Z0JmckRqMy9kYlIyNEpKYjFCWXVPS2lSRWpmaHVTRlZLeWlhdnoxbmo2NzFK?=
 =?utf-8?B?Vjg1STV0ZlVncy85c0NKY29qR0F3VDNEMkxSRUdtd201ZklLVVBqTTlHUkhQ?=
 =?utf-8?B?MjVyam9aTC9BYnZoRGtoZnZXRUhhN28wVi9rZFlFM1pCdGhKUk9scUVESVRU?=
 =?utf-8?B?TEhkUkN2K2ZpdGNMZ24rYU1TVk5ONXJDanVJSTc5ODRhNnNQRWdGUWI2Q05X?=
 =?utf-8?B?a25JN2pYYjFBUU9vVHhkM1RkZWlOekJ5UVR2VW0xTGZ5N2NJWHBhaktJNTNz?=
 =?utf-8?B?MEw3MWpwa3JSaHdwa3U2cVFOM2NYRVlBTFBMbnJLVVlWWFF6MUNxWlE1cFB6?=
 =?utf-8?B?NzVIZXpNbnhwcUtndXVleVF0MlVsOXBxd0FoZHkyaXA3c20zRWtPUWJRS0dJ?=
 =?utf-8?B?TWM1UFVQaWJGSzRiUHVVYVlobG8vSHMxRHBMTDFNSHE5Y1hmcWJjVS9scG9x?=
 =?utf-8?B?RkpINlk4cU51YXRCblZvRi83K25aVTludUh5YVUzUXM5bXFzREgvbE5pdlIw?=
 =?utf-8?B?RklDVUJVQ3EyeEV6eW9MV3pZR21ub0pSbG5jeFc3MnhCcFlxRlpRUFVadlZE?=
 =?utf-8?B?SU5Ea09GRkxFVEdYZENxVXUya2JnOUVDYi8zRHhFQlF6bGcwek9kK2JmZ0Fp?=
 =?utf-8?B?YVBQZ2V5MU51N0xJN3M5TzJmV0xmeDB0a3YyRnhpanNpUUhaZFlaUWUrYTRI?=
 =?utf-8?B?allna3lZay94VG5USEdKSG9mQk5SSG05dTBCTzR3MlRqQXk5Qm8zeWhrVTVK?=
 =?utf-8?B?NlJBTzdRTWZXeHZxbXQ0L2I2V2p4RHB1bitYTExTK2ZSOXZ1RlZESUs2MTN6?=
 =?utf-8?B?ZzVzMjI0bjRDMUxnUmpleWtLTU44c0czazF6T2p2Yi9EMG9hWHE4ZE9uY2xj?=
 =?utf-8?B?VXRtOXBobWVWYTJaMS8vU2VpWmdsd0VkL3M4cG0zSHNJbXFzNCtXSFFkVm9n?=
 =?utf-8?B?bzhFVVhHY1NLOGFLQS95NFNScTZ3QVlZd01lSDBucmJNYmUrT0R2VDliSVlj?=
 =?utf-8?B?YnE5VnNpMFVzOHNIYUxFNEZOZy9scXE2MG9RSVZSY3FTL25MYzFnVFdCQ3pF?=
 =?utf-8?B?VlVnY1dTTlhhcFpGL0dsTVY4Z0lTRFoyaWEvUm5tZjAzNmRJak1YZWVaOEs2?=
 =?utf-8?B?N1ZJeWxLWFNzVEpwR1Q1dkttNlNPLzQ0dkhuR0psU1JSdGlqTExid0FPSlRF?=
 =?utf-8?B?TVRTZVlNM05IRDh6b2ZOMkh2aGcwQktvNmtTcWhLK1RmeUNwalNPbm9sWEFr?=
 =?utf-8?B?OWM0OHhuN2NtZnBjbjFvc2tGRXFDUms4RE9oTzhTSmlCK1J1V290ME9FK1pH?=
 =?utf-8?B?UWxMWVptajRZbUxsTW1rVWRRMU1MakRhVzFpb0taS0ZTRnVrc043UGkrOHJP?=
 =?utf-8?B?aGg1R1BqeGJNdDhVMDNRM3kwUVNxUXZISDlUMmp0SlZ6QjJHRE5McDVIWFE2?=
 =?utf-8?B?OXlSY3NVTW9ubUJnSUtjbHZHS1FXbHBrWVVlbkdmaS9DN2dTN1owVGxhRXB1?=
 =?utf-8?B?a2IzMC8zTksrdC9YcUJWSmNHLzBJUzVHT05rdzhidnNCbEZjNENvd1ZEWWl1?=
 =?utf-8?B?MXZyVTh3eW1heEI2Szd0czlEUzNuRk9KbHB6ekhHUFRLakpsWGtnRDY2RWlC?=
 =?utf-8?B?TjdoTENVUFZuVVg2MitTSXRMVllkZHVGeFJnN2hUSVUyZjNFaSs4TzViWUhi?=
 =?utf-8?B?TjhoS2J4SjhuVGxWVXh2N2FxcUtiZEUrL3lWZUJlUjJkWWZKOGsrZlFSTEFS?=
 =?utf-8?B?VTZyVjNMc29NbHVsT29Eb0RJby93TUhpMC8wRXdKdndGdG1NaTBlR1JrTUNQ?=
 =?utf-8?B?dG52eUdsNFZaMzBmaTBpdEpsb1JzMXVwS0JvOXFvY21BVzhMZXJNNHcvUGR6?=
 =?utf-8?B?akplalZhTlpKSEdKY094UlVVTnA0d29XVzRpSlF5am1OYTJMckMyOHl3ZHhs?=
 =?utf-8?B?TVViOVVzTkQ5U091WmhsSTVmUTlMR0FyZmhsSkRzNFBZdENDL2JtVVlsbm4x?=
 =?utf-8?B?NTI2OU9qeVNhNWJhNXdqYXFnN2dDWGRXcElOSnpqSmY2QjhDc0dpNmJQaktG?=
 =?utf-8?B?czliWTdYS3FWSzB4Ky8xanFQVmdOcEE4NnZoVWE5VmJxVXJEdnpoNlpVQ3BZ?=
 =?utf-8?Q?i2R8AsWx5nqJjxkiVHu34fW5y?=
X-OriginatorOrg: phytec.com
X-MS-Exchange-CrossTenant-Network-Message-Id: da7b6f58-eff9-4588-b91e-08dc84ec4693
X-MS-Exchange-CrossTenant-AuthSource: SA1PR22MB5636.namprd22.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Jun 2024 23:15:51.2077
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 67bcab1a-5db0-4ee8-86f4-1533d0b4b5c7
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: z1PKoxYUk7b2lMPKJax2v7IWDluLvpx6IqPyr6MHQdFG/kXYBYQIHCEjD8pYHJx+o52urKMFGKX8FV8FRlt7BQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA6PR22MB5863

Hi Vignesh,

On 6/3/24 10:41 AM, Vignesh Raghavendra wrote:
> Hi Nathan,
>
> On 29/05/24 04:21, Nathan Morrisson wrote:
>> Add three overlays to disable the eth phy, rtc, and spi nor. These
>> overlays will be used to disable device tree nodes for components
>> that are optionally not populated.
>>
>> v2:
>>    - Add build time tests in makefile
>>
>> Nathan Morrisson (4):
>>    arm64: dts: ti: k3-am64-phycore-som: Add serial_flash label
>
>>    arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disable eth phy
>>    arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disable rtc
>>    arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disabl spi nor
>>
>>   arch/arm64/boot/dts/ti/Makefile               | 17 +++++++++++++++++
>>   .../boot/dts/ti/k3-am64-phycore-som.dtsi      |  2 +-
>>   .../ti/k3-am6xx-phycore-disable-eth-phy.dtso  | 19 +++++++++++++++++++
>>   .../dts/ti/k3-am6xx-phycore-disable-rtc.dtso  | 15 +++++++++++++++
>>   .../ti/k3-am6xx-phycore-disable-spi-nor.dtso  | 15 +++++++++++++++
>>   5 files changed, 67 insertions(+), 1 deletion(-)
>>   create mode 100644 arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-eth-phy.dtso
>>   create mode 100644 arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso
>>   create mode 100644 arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso
>>
> I am not sure if this a common practice to have overlays to disable
> missing components (at least I dont see such dtso in kernel). I would
> like to see an what DT maintainers feel as such dtsos can explode in
> numbers.
>
> Is this something that U-Boot can detect and fix up for the Linux DT?
We have an EEPROM on our board with information on what is populated on 
that particular board. We will apply these overlays based on that EEPROM 
data.
>
> Unpopulated SPI flash and RTC should ideally not be an issue as drivers
> would gracefully fail albeit with some sort of error msg.
> Not so sure about Eth PHYs though.
>
> Also, Are these dtso's mutually exclusive? ie can SoM have SPI flash but
> not RTC, have RTC and SPI Flash but no ETH PHY?

They are not mutually exclusive, you could have any combination of 
overlays applied.


Regards,

Nathan

>