Received-SPF: pass (google.com: domain of linux-kernel+bounces-201723-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223;
Message-ID: <865cf85d-84df-454f-9cbd-83c91d3df85c@marvell.com>
Date: Wed, 5 Jun 2024 09:04:01 +0530
User-Agent: Mozilla Thunderbird
Subject: [PATCH v6 3/3] arm64: dts: freescale: add i.MX95 19x19 EVK minimal
 board dts
To: "Peng Fan (OSS)" <peng.fan@oss.nxp.com>, Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley
 <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>,
        Sascha Hauer <s.hauer@pengutronix.de>,
        Pengutronix Kernel Team <kernel@pengutronix.de>,
        Fabio Estevam <festevam@gmail.com>
Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org,
        Alexander Stein <alexander.stein@ew.tq-group.com>,
        Peng Fan <peng.fan@nxp.com>
References: <20240605-imx95-dts-v3-v6-0-2ce275ed0e80@nxp.com>
 <20240605-imx95-dts-v3-v6-3-2ce275ed0e80@nxp.com>
Content-Language: en-US
From: Amit Singh Tomar <amitsinght@marvell.com>
In-Reply-To: <20240605-imx95-dts-v3-v6-3-2ce275ed0e80@nxp.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: 
	=?utf-8?B?QVJoNE9rcDdndEl0b3dFNHdNMTFWTzNabDQ0Tlk5cFlBWnBWdURIbVZxdHFW?=
 =?utf-8?B?UmF1L2xVQTl0a1Z1UkM2U1VIcTVweU1FOUlSL0RuZHpONWNOVnprVXgyS0ky?=
 =?utf-8?B?SitRS3ZRelJHNmpIU0tWRXMwaWN2cVkwVVJzci9uK0U5VmlIQnJENVdGayth?=
 =?utf-8?B?TWhQY3RHSzBXZW9uV0lrdFpXTHBsQmlSZnpleTVHK3JYT1g5QlJQaDlDeGdh?=
 =?utf-8?B?YmJuaFUzeVBLbHVoOUpleDhjSi92UU12NHo3S3M1dnh0ZUdrcXBreFRjdFVa?=
 =?utf-8?B?b2dqcTBXVXFSalVpaVFRY3JxNWZaRGZzVW94ZnhOeXpJV1FLS2lXOER6L2s1?=
 =?utf-8?B?dTk2dzFQdFVVZ1dIL3JrdVVCWXdodTlubVF2YmtKUzk2cFFTYUtSSWNKQ0dN?=
 =?utf-8?B?SE5qK0xxSWN3d2JUbGh4RG90SkdHR05hNTF3RSt2d2VXMnRlMkN6ZlpwaHFh?=
 =?utf-8?B?SGlCSmdpUWV5YW93aGRDdnUwdTJGZklVNHZTbHVPUkdNMnFRSldkQjFDS1hN?=
 =?utf-8?B?YldkUzVyT1Rwc29xRDBRaS85VC9ZbE1qWVhNWlA2ZHlhOU53YjhCbDJaeEh3?=
 =?utf-8?B?dWZDc0RGQU1KZU5mZ2RwdENaZzd5cmx1dml6ZHFtYkdHYTd6QTBFeFkwTkRM?=
 =?utf-8?B?ODJQTFdEOS9LbUNpVmhNekhGRnFaczQ0ZisrR2NCUFl6eW8wdVIrMDZVNlA4?=
 =?utf-8?B?TXVwUGJhMnhadDhQcUhhci9OVU1kakJvSk1XeDNLMXNiNXR0dXRkZFZTVGJY?=
 =?utf-8?B?bFVrMHpRSzB3Y3Y0aU5QZzJsbGlGN2xFVkNtcy9uRDYwOVllamFteWxDWWpY?=
 =?utf-8?B?c3VIcGcrV05sbFhmdXVnck5FMWFKK0oyODhmcWVwTGNNMEE5bUFHVnRicklp?=
 =?utf-8?B?QTF5QkM5b2M4VE1HNCt2bitScENadU1pNHFHYVFOMEw5RWd3cGZFVVZBYS9v?=
 =?utf-8?B?N1htaHNtbkdxYmE1Ly9iRU5SRVI0OFlMT1ZjV3hhYjUzTmFXZTBZRTdJOTF0?=
 =?utf-8?B?ei9ZaGk2WC8xa2pLelRDTzVvMWVoUWdVS0pPc1pYYW9oQUtqY3g3VWRsdUgy?=
 =?utf-8?B?dnhEVEF1MHMxbmc2aXd5VUN4VDdjVllnL2R4TjJOY2RsTHdEZWdic29vbllB?=
 =?utf-8?B?aDhmVWQySmV4TDBidi9ZQ0ZIVUpzT1FvN2JORkprY3VnbU9QQmVobXplNlhI?=
 =?utf-8?B?REZxWUtVY1VyNXptTUJPbmgyT1JpZHF1Z2FDRFlZbDlPSFFKQWJkMllSMEdt?=
 =?utf-8?B?Q3c4NktVOWZsNE5FcTFNUFhyRkw0ZGIxbDR3RUZLQlQvb0VReHBnNWVmSGNW?=
 =?utf-8?B?dzFIUUhtUFNNTXpDQUI3WGlWZVZwRXZTb2dKWlcva3FFblJUY0Z6Y0tWNnlX?=
 =?utf-8?B?RmRBenRTZG1FMURRWjBXaG51WWhFdXoza3UxeGRIQ1JBOTNYSTNGMzhmYlV5?=
 =?utf-8?B?eXBwZ2lZRlo1NHN0TWxhUm5kSlhoMjFkc0JLWms0VGdEdEllTzh4UUtaK3JT?=
 =?utf-8?B?WUF0UGNuVGhwNE9iM3RYVGp6RkV6WGpQVmZCQWw0SHFNOEFCMk9SN3k3cDRy?=
 =?utf-8?B?Y0Vla2JJWnNMcDcvMXZQVVMwM2o5d0VBN2VZaUJnd1J3MmJESXdHZ1dGVWtJ?=
 =?utf-8?B?MmhVNURja0hVOWtUbFUwNUN2TlAyZzZ4UE9tanBQLzJsYnZvRzJxcGttczlr?=
 =?utf-8?B?amFwWWJRQ0ltSU1DZ2U5VDBuNVBWcWNjaEYyVUIzak9zWTcwUEpPdE0rK3dx?=
 =?utf-8?B?N3FxMk9HZ3B5aUt0VDNTd1ZJbWY5ekk2MVpkTy8wRjRVT2RDd2g4Q2RyUjBK?=
 =?utf-8?B?TkFCWUl1RDBGYzdzMVZjbE1vQ1BvYmRuSlJDSmJXWGEzS29uMEhLdzlmeHdP?=
 =?utf-8?B?ejlFZ2UwdWNiMDBiVVlWVmdWbHVwVTBFaTJwa3RzZXJzOW1waHhXbUQ3dE5H?=
 =?utf-8?B?c0crYUpUMTFILzlBbEYxTm9vUk4zSy9KNmcvc295bWRicWhDWE8rYURLMHlQ?=
 =?utf-8?B?c3dXakVTdmVWWkMvTVZ6UHdhdWJDWlNETjViR2xGdlY5TFVXWnZZcmhuU25O?=
 =?utf-8?B?NGRobGVsampEME9QM2tLNkFpc0lSOGRKY2FxSFZscDd2WENPMDBoUzY3NVNo?=
 =?utf-8?Q?ek4+KZUAzOaQDAoXjNtCu1DRb?=
X-OriginatorOrg: marvell.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 3502c646-aeca-4d4b-dd96-08dc85105d0d
X-MS-Exchange-CrossTenant-AuthSource: MW4PR18MB5084.namprd18.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 Jun 2024 03:34:10.9920
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 70e1fb47-1155-421d-87fc-2e58f638b6e0
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: qNdEpMoEzcMsuBRuYvSblx9e8TxL/245ipIvY7adGUc7V732g/dInACoEI1BOwOZLvfLZVFarfS4laiQyMNphg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH0PR18MB4574
X-Proofpoint-ORIG-GUID: 3ef9eT11OcWNKUJ35rpzi9wT-Ns-B2nX
X-Proofpoint-GUID: 3ef9eT11OcWNKUJ35rpzi9wT-Ns-B2nX
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16
 definitions=2024-06-04_11,2024-06-04_02,2024-05-17_01


> From: Peng Fan <peng.fan@nxp.com>
> 
> Add a minimal dts for i.MX95 19x19 EVK board:
>   - lpuart1 as console
>   - sdhc1/2 as storage
> 
> Signed-off-by: Peng Fan <peng.fan@nxp.com>
> ---
>   arch/arm64/boot/dts/freescale/Makefile            |   1 +
>   arch/arm64/boot/dts/freescale/imx95-19x19-evk.dts | 200 ++++++++++++++++++++++
>   2 files changed, 201 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile
> index 1b1e4db02071..c3fef4e4d8dd 100644
> --- a/arch/arm64/boot/dts/freescale/Makefile
> +++ b/arch/arm64/boot/dts/freescale/Makefile
> @@ -239,6 +239,7 @@ dtb-$(CONFIG_ARCH_MXC) += imx93-phyboard-segin.dtb
>   dtb-$(CONFIG_ARCH_MXC) += imx93-tqma9352-mba93xxca.dtb
>   dtb-$(CONFIG_ARCH_MXC) += imx93-tqma9352-mba93xxla.dtb
>   dtb-$(CONFIG_ARCH_MXC) += imx93-var-som-symphony.dtb
> +dtb-$(CONFIG_ARCH_MXC) += imx95-19x19-evk.dtb
>   
>   imx8mm-venice-gw72xx-0x-imx219-dtbs	:= imx8mm-venice-gw72xx-0x.dtb imx8mm-venice-gw72xx-0x-imx219.dtbo
>   imx8mm-venice-gw72xx-0x-rpidsi-dtbs	:= imx8mm-venice-gw72xx-0x.dtb imx8mm-venice-gw72xx-0x-rpidsi.dtbo
> diff --git a/arch/arm64/boot/dts/freescale/imx95-19x19-evk.dts b/arch/arm64/boot/dts/freescale/imx95-19x19-evk.dts
> new file mode 100644
> index 000000000000..2c2f3cfbe11a
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx95-19x19-evk.dts
> @@ -0,0 +1,200 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2024 NXP
> + */
> +
> +/dts-v1/;
> +
> +#include "imx95.dtsi"
> +
> +/ {
> +	model = "NXP i.MX95 19X19 board";
> +	compatible = "fsl,imx95-19x19-evk", "fsl,imx95";
> +
> +	aliases {
> +		mmc0 = &usdhc1;
> +		mmc1 = &usdhc2;
> +		serial0 = &lpuart1;
> +	};
> +
> +	chosen {
> +		stdout-path = &lpuart1;
> +	};
> +
> +	memory@80000000 {
> +		device_type = "memory";
> +		reg = <0x0 0x80000000 0 0x80000000>;
> +	};
> +
> +	reserved-memory {
> +		#address-cells = <2>;
> +		#size-cells = <2>;
> +		ranges;
> +
> +		linux_cma: linux,cma {
> +			compatible = "shared-dma-pool";
> +			alloc-ranges = <0 0x80000000 0 0x7F000000>;
nitpick: Please use the lower case (0x7f...) for length parameter.
> +			size = <0 0x3c000000>;
> +			linux,cma-default;
> +			reusable;
> +		};
> +	};
> +
> +	reg_usdhc2_vmmc: regulator-usdhc2 {
> +		compatible = "regulator-fixed";
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
> +		regulator-name = "VDD_SD2_3V3";
> +		regulator-min-microvolt = <3300000>;
> +		regulator-max-microvolt = <3300000>;
> +		gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>;
> +		off-on-delay-us = <12000>;
> +		enable-active-high;
> +	};
> +};
> +
> +&lpuart1 {
> +	/* console */
> +	pinctrl-names = "default";
> +	pinctrl-0 = <&pinctrl_uart1>;
> +	status = "okay";
> +};
> +
> +&mu7 {
> +	status = "okay";
> +};
> +
> +&usdhc1 {
> +	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
> +	pinctrl-0 = <&pinctrl_usdhc1>;
> +	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
> +	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
> +	pinctrl-3 = <&pinctrl_usdhc1>;
> +	bus-width = <8>;
> +	non-removable;
> +	no-sdio;
> +	no-sd;
> +	status = "okay";
> +};
> +
> +&usdhc2 {
> +	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
> +	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
> +	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
> +	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
> +	pinctrl-3 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
> +	cd-gpios = <&gpio3 0 GPIO_ACTIVE_LOW>;
> +	vmmc-supply = <&reg_usdhc2_vmmc>;
> +	bus-width = <4>;
> +	status = "okay";
> +};
> +
> +&wdog3 {
> +	fsl,ext-reset-output;
> +	status = "okay";
> +};
> +
> +&scmi_iomuxc {
> +	pinctrl_uart1: uart1grp {
> +		fsl,pins = <
> +			IMX95_PAD_UART1_RXD__AONMIX_TOP_LPUART1_RX      0x31e
> +			IMX95_PAD_UART1_TXD__AONMIX_TOP_LPUART1_TX      0x31e
> +		>;
> +	};
> +
> +	pinctrl_usdhc1: usdhc1grp {
> +		fsl,pins = <
> +			IMX95_PAD_SD1_CLK__USDHC1_CLK			0x158e
> +			IMX95_PAD_SD1_CMD__USDHC1_CMD			0x138e
> +			IMX95_PAD_SD1_DATA0__USDHC1_DATA0		0x138e
> +			IMX95_PAD_SD1_DATA1__USDHC1_DATA1		0x138e
> +			IMX95_PAD_SD1_DATA2__USDHC1_DATA2		0x138e
> +			IMX95_PAD_SD1_DATA3__USDHC1_DATA3		0x138e
> +			IMX95_PAD_SD1_DATA4__USDHC1_DATA4		0x138e
> +			IMX95_PAD_SD1_DATA5__USDHC1_DATA5		0x138e
> +			IMX95_PAD_SD1_DATA6__USDHC1_DATA6		0x138e
> +			IMX95_PAD_SD1_DATA7__USDHC1_DATA7		0x138e
> +			IMX95_PAD_SD1_STROBE__USDHC1_STROBE		0x158e
> +		>;
> +	};
> +
> +	pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
> +		fsl,pins = <
> +			IMX95_PAD_SD1_CLK__USDHC1_CLK			0x158e
> +			IMX95_PAD_SD1_CMD__USDHC1_CMD			0x138e
> +			IMX95_PAD_SD1_DATA0__USDHC1_DATA0		0x138e
> +			IMX95_PAD_SD1_DATA1__USDHC1_DATA1		0x138e
> +			IMX95_PAD_SD1_DATA2__USDHC1_DATA2		0x138e
> +			IMX95_PAD_SD1_DATA3__USDHC1_DATA3		0x138e
> +			IMX95_PAD_SD1_DATA4__USDHC1_DATA4		0x138e
> +			IMX95_PAD_SD1_DATA5__USDHC1_DATA5		0x138e
> +			IMX95_PAD_SD1_DATA6__USDHC1_DATA6		0x138e
> +			IMX95_PAD_SD1_DATA7__USDHC1_DATA7		0x138e
> +			IMX95_PAD_SD1_STROBE__USDHC1_STROBE		0x158e
> +		>;
> +	};
> +
> +	pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
> +		fsl,pins = <
> +			IMX95_PAD_SD1_CLK__USDHC1_CLK			0x15fe
> +			IMX95_PAD_SD1_CMD__USDHC1_CMD			0x13fe
> +			IMX95_PAD_SD1_DATA0__USDHC1_DATA0		0x13fe
> +			IMX95_PAD_SD1_DATA1__USDHC1_DATA1		0x13fe
> +			IMX95_PAD_SD1_DATA2__USDHC1_DATA2		0x13fe
> +			IMX95_PAD_SD1_DATA3__USDHC1_DATA3		0x13fe
> +			IMX95_PAD_SD1_DATA4__USDHC1_DATA4		0x13fe
> +			IMX95_PAD_SD1_DATA5__USDHC1_DATA5		0x13fe
> +			IMX95_PAD_SD1_DATA6__USDHC1_DATA6		0x13fe
> +			IMX95_PAD_SD1_DATA7__USDHC1_DATA7		0x13fe
> +			IMX95_PAD_SD1_STROBE__USDHC1_STROBE		0x15fe
> +		>;
> +	};
> +
> +	pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
> +		fsl,pins = <
> +			IMX95_PAD_SD2_RESET_B__GPIO3_IO_BIT7		0x31e
> +		>;
> +	};
> +
> +	pinctrl_usdhc2_gpio: usdhc2gpiogrp {
> +		fsl,pins = <
> +			IMX95_PAD_SD2_CD_B__GPIO3_IO_BIT0		0x31e
> +		>;
> +	};
> +
> +	pinctrl_usdhc2: usdhc2grp {
> +		fsl,pins = <
> +			IMX95_PAD_SD2_CLK__USDHC2_CLK			0x158e
> +			IMX95_PAD_SD2_CMD__USDHC2_CMD			0x138e
> +			IMX95_PAD_SD2_DATA0__USDHC2_DATA0		0x138e
> +			IMX95_PAD_SD2_DATA1__USDHC2_DATA1		0x138e
> +			IMX95_PAD_SD2_DATA2__USDHC2_DATA2		0x138e
> +			IMX95_PAD_SD2_DATA3__USDHC2_DATA3		0x138e
> +			IMX95_PAD_SD2_VSELECT__USDHC2_VSELECT		0x51e
> +		>;
> +	};
> +
> +	pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
> +		fsl,pins = <
> +			IMX95_PAD_SD2_CLK__USDHC2_CLK			0x158e
> +			IMX95_PAD_SD2_CMD__USDHC2_CMD			0x138e
> +			IMX95_PAD_SD2_DATA0__USDHC2_DATA0		0x138e
> +			IMX95_PAD_SD2_DATA1__USDHC2_DATA1		0x138e
> +			IMX95_PAD_SD2_DATA2__USDHC2_DATA2		0x138e
> +			IMX95_PAD_SD2_DATA3__USDHC2_DATA3		0x138e
> +			IMX95_PAD_SD2_VSELECT__USDHC2_VSELECT		0x51e
> +		>;
> +	};
> +
> +	pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
> +		fsl,pins = <
> +			IMX95_PAD_SD2_CLK__USDHC2_CLK			0x15fe
> +			IMX95_PAD_SD2_CMD__USDHC2_CMD			0x13fe
> +			IMX95_PAD_SD2_DATA0__USDHC2_DATA0		0x13fe
> +			IMX95_PAD_SD2_DATA1__USDHC2_DATA1		0x13fe
> +			IMX95_PAD_SD2_DATA2__USDHC2_DATA2		0x13fe
> +			IMX95_PAD_SD2_DATA3__USDHC2_DATA3		0x13fe
> +			IMX95_PAD_SD2_VSELECT__USDHC2_VSELECT		0x51e
> +		>;
> +	};
> +};
>