Received: by 2002:ab2:6309:0:b0:1fb:d597:ff75 with SMTP id s9csp250422lqt; Thu, 6 Jun 2024 02:27:51 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCWP+19Sb+TXHQXtznB9vL4cOVWW/D+O5MqFCV4OYUEwNS5w/9mlm4fwbOVIgMc+RJs9OBIWaweJZlifSjWqBmstZ4bE7MJG5QDig2z9cA== X-Google-Smtp-Source: AGHT+IGJYmcjvMzaTCfBDUud6T8pNsfhfoHLVTqNXzVPOSTlNl2mXmpKPhkbXeX5ja2OX5apFqHj X-Received: by 2002:a05:6102:4c1b:b0:48b:a0c2:da8d with SMTP id ada2fe7eead31-48c0488deb2mr4826022137.8.1717666071553; Thu, 06 Jun 2024 02:27:51 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1717666071; cv=pass; d=google.com; s=arc-20160816; b=dr5yph2AXIxnfsPMtAwQc3zjXcNs5Tf3C5s2s+UvPkHxx+nAdj+C9q1ILX4xU2zOva JbbHcOUOYSOailZLUesM5i6VOZEZH+7251kfGlfdDJHo75E+2kzhJ7MDwaSVw0ID2iZ5 A2lw5jRARL1EZZXkEylvPGl4nDjaAVGJEJVd6zn+/J/k8gCsJ+cpz52ZCk9lIk0+YrJZ h9C+wE4GIhZxW4fsmKQou9BasCXcN7i+GdUm4yFT1lOtgIp8nZaKyLnbK+jHXp9l+S65 orl9AHVcjRrVwL4RDc76PUoRX+HP0FXvCdrhWbBuU6CAAvUBZOVD82lvD1fc6ATiJLXy mykg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=mime-version:list-unsubscribe:list-subscribe:list-id:precedence :message-id:date:subject:cc:to:from:dkim-signature; bh=grN+ZACPFZSUp4dDQpZ0W4r4V+8qjKf6pPmWQ3WMec0=; fh=q/Ppq8/frEfcA3kotGB0IrpJr8gO0uNs3CtN4uoBAAY=; b=CdOftz+E6SGpD6IUVrQjW+hvS8r7hhcuejHarocA9dI5x26k3IH1JjYw3HZdQwJryb z6DofT2hQqySsAzpphzaavfviNG7dDY73hW1P8UZDVoZFT1vD2MEMEbp2pDrjxqOQhCK IkVjHjfcTMEFMtTFGOHoqkEDkC9egnVg7WiMrNvSK7yY1Mncp+hetpM8OrSHUT7y592T VEQNLRMcshxobVriUWTcOx0GfXALRfasbh1Dmqk851HwllqbcnZnx1b/ji4pgF1eyOTM DY4HzR1t0VPZRn3tKmIhF/hSePoDC7noEmH4J9BA5/iOWsMl+aSXl7640zS979+Uffmp M0ag==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=JledWQVn; arc=pass (i=1 spf=pass spfdomain=mediatek.com dkim=pass dkdomain=mediatek.com dmarc=pass fromdomain=mediatek.com); spf=pass (google.com: domain of linux-kernel+bounces-203994-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-203994-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id af79cd13be357-79533367dd4si102397985a.632.2024.06.06.02.27.51 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Jun 2024 02:27:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-203994-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@mediatek.com header.s=dk header.b=JledWQVn; arc=pass (i=1 spf=pass spfdomain=mediatek.com dkim=pass dkdomain=mediatek.com dmarc=pass fromdomain=mediatek.com); spf=pass (google.com: domain of linux-kernel+bounces-203994-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-203994-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=mediatek.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 361461C24F66 for ; Thu, 6 Jun 2024 09:27:51 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 33B1C153815; Thu, 6 Jun 2024 09:26:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="JledWQVn" Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 63AE413F435 for ; Thu, 6 Jun 2024 09:26:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.244.123.138 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717666008; cv=none; b=HtWVuobTfDoxQiyxfhvlhe3fP5cCF3/aUqQJjEiZ1UxYGwVkUhX3noElzbL6Mn/Oy5v0lb4LJ+L59jmS17wjPGN3vySr7DmBvgrNqf+IMbrPCaMy1iviRlrTXPlVmlmC46JEzi0xnnPFstZprVMp5C1pIppWPFm7iLGy5/vZJ/w= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717666008; c=relaxed/simple; bh=b0Q4UQaNlvXAjH8AodqVQOg8hpjIAZw7xJOfoDamW6c=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=K+qS04tJ9kV0KroKusFbY+DOdlkDKDR9m33DgLDPynEandW0mn7YJTF517a+gyHzzheB0uagteHfN0XD1Kg08+E7Je5+YZphUGtrklgNQql1Tc17AUIklgy3tNgvFYv/jfr37FajGVqLE5yehmRdGpDRIlmBKO0fVdtmaq7JaRQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com; spf=pass smtp.mailfrom=mediatek.com; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b=JledWQVn; arc=none smtp.client-ip=60.244.123.138 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mediatek.com X-UUID: dfc5324623e611efa54bbfbb386b949c-20240606 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:MIME-Version:Message-ID:Date:Subject:CC:To:From; bh=grN+ZACPFZSUp4dDQpZ0W4r4V+8qjKf6pPmWQ3WMec0=; b=JledWQVn6IjThflpby9YQYWZukby1+u+857b6lHiZdCkc7ZY9voHwxlC3LOFe3uBS9Xq3rLB73sy7GtV4dDlvc0wOcAxzNH9swRpu3yeK9DsL2m25zLHrnsor3zNKYYJwkmNasJOeiYOBfvlkKZg2dRMhEufL3zqWCM+GQ4iRuQ=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.39,REQID:09a1503f-2b32-45ad-975b-2177bb1440a4,IP:0,U RL:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION: release,TS:0 X-CID-META: VersionHash:393d96e,CLOUDID:16d24988-8d4f-477b-89d2-1e3bdbef96d1,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:0,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV:0,LES:1, SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR X-UUID: dfc5324623e611efa54bbfbb386b949c-20240606 Received: from mtkmbs13n1.mediatek.inc [(172.21.101.193)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1061858278; Thu, 06 Jun 2024 17:26:37 +0800 Received: from mtkmbs11n1.mediatek.inc (172.21.101.185) by mtkmbs13n1.mediatek.inc (172.21.101.193) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.26; Thu, 6 Jun 2024 17:26:36 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1118.26 via Frontend Transport; Thu, 6 Jun 2024 17:26:36 +0800 From: Shawn Sung To: Chun-Kuang Hu CC: Philipp Zabel , David Airlie , Daniel Vetter , Matthias Brugger , AngeloGioacchino Del Regno , Bibby Hsieh , CK Hu , "Nancy . Lin" , Sean Paul , Jason Chen , Fei Shao , , , , , Hsiao Chien Sung Subject: [PATCH v8 00/16] Support IGT in display driver Date: Thu, 6 Jun 2024 17:26:19 +0800 Message-ID: <20240606092635.27981-1-shawn.sung@mediatek.com> X-Mailer: git-send-email 2.18.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain X-MTK: N From: Hsiao Chien Sung Based-on: commit 1613e604df0c ("Linux 6.10-rc1") This series adds support for running IGT (Intel GPU Tool) tests with MediaTek display driver. The following changes will be applied: 1. Add a new API for creating GCE thread loop to retrieve CRCs from the hardware component 2. Support hardware CRC calculation in both VDOSYS0 and VDOSYS1 3. Support alpha blending in both VDOSYS0 and VDOSYS1 Changes in v8: - Start/Stop CRC CMDQ thread on when needed - Squash and rearrange the commits - Add more information to the commit message and comments Changes in v7: - Separate the patch into smaller ones Changes in v6: - Use drm_vblank_work to deffer the CRC work into bottom halves - Separate the patches for "Premultiplied" and "None" alpha blending Changes in v5: - Add more descriptions to the codes - Add DRM mode configs to the driver data - Squash and rearrange the commits Changes in v4: - Separate the patch into smaller ones - Change the title of some patches - Revert the changes that are not related to the series Changes in v3: - Modify the dt-binding document of Mediatek OVL - Set DRM mode configs accroding to the hardware capabilities - Replace cmdq_pkt_jump_absolute() with cmdq_pkt_jump() Changes in v2: - Simplify CMDQ by adding commands that are currently used only - Integrate CRC related codes into new APIs for Mixer and OVL to reuse - Add CPU version CRC retrieval when CMDQ is disabled Hsiao Chien Sung (16): soc: mediatek: Disable 9-bit alpha in ETHDR drm/mediatek: Add OVL compatible name for MT8195 drm/mediatek: Add missing plane settings when async update drm/mediatek: Add DRM_MODE_ROTATE_0 to rotation property drm/mediatek: Set DRM mode configs accordingly drm/mediatek: Turn off the layers with zero width or height drm/mediatek: Support more 10bit formats in OVL drm/mediatek: Support RGBA8888 and RGBX8888 in OVL on MT8195 drm/mediatek: Support "None" blending in OVL drm/mediatek: Support "None" blending in Mixer drm/mediatek: Support "Pre-multiplied" blending in OVL drm/mediatek: Support "Pre-multiplied" blending in Mixer drm/mediatek: Support alpha blending in display driver drm/mediatek: Support CRC in display driver drm/mediatek: Support CRC in OVL drm/mediatek: Support CRC in OVL adaptor drivers/gpu/drm/mediatek/mtk_crtc.c | 280 ++++++++++++++++ drivers/gpu/drm/mediatek/mtk_crtc.h | 38 +++ drivers/gpu/drm/mediatek/mtk_ddp_comp.c | 10 + drivers/gpu/drm/mediatek/mtk_ddp_comp.h | 11 +- drivers/gpu/drm/mediatek/mtk_disp_drv.h | 10 + drivers/gpu/drm/mediatek/mtk_disp_ovl.c | 316 ++++++++++++++++-- .../gpu/drm/mediatek/mtk_disp_ovl_adaptor.c | 37 +- drivers/gpu/drm/mediatek/mtk_drm_drv.c | 24 ++ drivers/gpu/drm/mediatek/mtk_drm_drv.h | 4 + drivers/gpu/drm/mediatek/mtk_ethdr.c | 106 +++++- drivers/gpu/drm/mediatek/mtk_ethdr.h | 7 + drivers/gpu/drm/mediatek/mtk_plane.c | 15 +- drivers/soc/mediatek/mtk-mmsys.c | 1 + 13 files changed, 816 insertions(+), 43 deletions(-) -- 2.18.0