Received-SPF: pass (google.com: domain of linux-kernel+bounces-204910-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99;
From: Frank Li <Frank.Li@nxp.com>
Date: Thu, 06 Jun 2024 14:46:56 -0400
Subject: [PATCH 2/7] arm64: dts: imx8qm: add mipi subsystem
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240606-imx8qm-dts-usb-v1-2-565721b64f25@nxp.com>
References: <20240606-imx8qm-dts-usb-v1-0-565721b64f25@nxp.com>
In-Reply-To: <20240606-imx8qm-dts-usb-v1-0-565721b64f25@nxp.com>
To: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>, Dong Aisheng <aisheng.dong@nxp.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 Frank Li <Frank.Li@nxp.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?bURHWHcyNmNoWWxiMHFsSzB1T1BSZGpSK3haWmcxTXpKSmdiMVpNM0dHQUYr?=
 =?utf-8?B?YWJMb1I3NkNiUXZFQ3BzaFRraGlFTTJ1endtQ1dlV3hES2FVVlR3ZGpyOVNY?=
 =?utf-8?B?dWRpa01ldmpXRGRNVWJRTm4xT0ZzTHl5TlV1eVFjSWJ2MHRkeFBNNEhoOXVL?=
 =?utf-8?B?UlRidUJFMDJDcWZqSTZxRXJjYk9yZk1IVUVtOEUydnpJS01FWXJMcEkzWTdJ?=
 =?utf-8?B?N2NjUFcxMS9Vem9jR2VhYTMwWk5XdldxRytLRkJmQ0RQQjFMUUNaaElwMFhj?=
 =?utf-8?B?bUNJOERMeHN6bXFwRkV6eHZkUG5xbDVOelNtbGxQb2tKdWZBSWhlaE0xcGVs?=
 =?utf-8?B?NzkxV1NpVkxzOFhaTXdBN2sveXRUM1JxOWNPT0pvVjZFQ0RFMkR3ZlQySnE0?=
 =?utf-8?B?WGttejdabThIdlpCSFRqRVNjSXlMT24rcjdLVFhUaEhKekEvRGI4b2Y0bDBJ?=
 =?utf-8?B?K3hnOHdpYU1UK0Z2TFFoQlNQdFd3Lyt2NE4vQ0wvUTFzSGliNFQ0ZVU1RzRa?=
 =?utf-8?B?ZUMrUmd6a1UxMkdhaGM0NElsYlpwRHljL3dnMXZNQk5tRlFCVTF4am0zUjg4?=
 =?utf-8?B?QXZ4cHp2Nng5RWplRW1KZlFzT3JNQ3piT0YyYVJYZE81QzIrL093bkhuYlRw?=
 =?utf-8?B?VFhGREV1Z0JGNFFVc29RdkZTKzU0MVZEV096TXhNdXhubEp6MkN2eDJZWkpi?=
 =?utf-8?B?dHY0VnY1Wmw1N0VSTTlvOXJqMFlqZVJ4WWpGRkp0UUVuRUwyamwyZTYxdWpR?=
 =?utf-8?B?dm94TGFFMVR4bDFiNzJOY2RSbWJLK0xzd1I1byt4OFJqOFpFdnR3c2FxWW1r?=
 =?utf-8?B?UzJQVjdqWW1tNTh0TFJKV2ZZQUZkM0lPVDE3b0FNSS9iaHBjSk9BZzBHbkNX?=
 =?utf-8?B?WUl3NjFpY2JrNm1zWS92bWcybkhIZ2ZlUVNWTHV5WmlOSnlhejBpNy8veG5C?=
 =?utf-8?B?VERmbkpsVXo4NHpvTWtMcHAvNVNrMkwzckNmbjlOQkdKN1ZBYklkdExQMVFq?=
 =?utf-8?B?MDN5dVh1dVZOT1IwMUtOREdueGFHcCt4aUxNRU9hYUhIQUxIWWVTYkw1QmhS?=
 =?utf-8?B?NnhuS2lwZFBXQUN2N0RPem5sN1EvbUJvMkQ1Umx1N1NrUlZCLzRYY2xsZVFY?=
 =?utf-8?B?K2lBaDRlL2VmWUtXMkNBc0pPdDgrR0hrdFA0UjFFaUpYVG9QLzZSckRkK2lS?=
 =?utf-8?B?TnFrQU1oZWZTajByRnRxMmpGaUVndFFLQ0ZNcXc2aGpSYTdiV2c0WHNaZmNj?=
 =?utf-8?B?OEFxQ3BOLzlKaVpWWGRWeXZuODNlZGV6MGxWVlVqS3R4Z0k3MFVKb3FkdDRH?=
 =?utf-8?B?RjZ3ZnJkSGdtaTRLN0lvb0dDVEx0bEx0Y3NCRUhYZVFyMWd6VTBIOHlxWEVO?=
 =?utf-8?B?TVhqOHd1Yk4vR1FyWk12OFZaamdFTXhnWEt1bURGVnBhcUtuSmhlVkhPeXNW?=
 =?utf-8?B?dkpRemJpeC9rQ3N5amtmbWhZSG1tb01WWlNDK1FiY0JHZXB5QUZ4TUVRVGRN?=
 =?utf-8?B?STMwbmdKVnNWcGhCMEQwKzQ3SFhRWk11SmJpYzhRTmM1M0JLdndtejBESUFp?=
 =?utf-8?B?WVltdE9GK1AwQytCaVFzSVNmZEd0bmtXV2hGeU9vVkpTVjFwc3NQZ3RMRTRs?=
 =?utf-8?B?NkNZcUdvZHJLRXJnZVJXZjBaVHc0dGNhZE5YekxwK1pTcVdSdTEzMjhQS0hE?=
 =?utf-8?B?ajByL3BhdTllMUxySjJVUFhFZ1FZUHkremFvcFhiMkxycjVHelZ2ZjY4UXB6?=
 =?utf-8?B?OElhSC9Wcm9OWFlrbjJSMXJuN2Raa0NIenJVY3ByMzdidjBmbksrazdDNmdu?=
 =?utf-8?B?emdoMkcxSGtIOWR4bWJkSWJSUHhiK2k4WUlybzBvZERoQVV4ZzR3Z1VHOStV?=
 =?utf-8?B?Rit2WnpPck1teXp1UEJ6aW4zUVNCMDNvYlZOTmZUdkpUQUVBeXBDa2E2T3Zv?=
 =?utf-8?B?c0Jpd3REMHNnTUx0NTZaQTNqNkZ1aHB3YXI0RDNrS1kyeGlyOVdTNnNHdjFq?=
 =?utf-8?B?bnFodWtma1lQYVBiVXNxQXNtUDRoR0p6WWliRHdxMG93Rkd4YWxJRzVaTFJn?=
 =?utf-8?B?cUlkbnVMd0xmdVBZUGlTN0NmQndXVFZMd2JZYUVlZDJLUXFNV2Jwak5PVWNL?=
 =?utf-8?Q?pbxaKbyr1+pc9nILCXRsPZuGc?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: a5c63fec-5518-4263-8101-08dc865919bb
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Jun 2024 18:47:22.2357
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: NyY9cxsZhS40fKAlEcQsVp9ZA13Cp1Cq2sGNWBSjIPOV7DNsx/bumcfFhRQiMWaghZkH5hraxrmS40GcmSDvwA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI0PR04MB11069

Add irqstear, pwm and i2c in mipi subsystem.

Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8qm-ss-mipi.dtsi | 286 ++++++++++++++++++++++
 arch/arm64/boot/dts/freescale/imx8qm.dtsi         |   1 +
 2 files changed, 287 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8qm-ss-mipi.dtsi b/arch/arm64/boot/dts/freescale/imx8qm-ss-mipi.dtsi
new file mode 100644
index 0000000000000..bd18468923e52
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8qm-ss-mipi.dtsi
@@ -0,0 +1,286 @@
+// SPDX-License-Identifier: GPL-2.0+
+
+/*
+ * Copyright 2024 NXP
+ */
+
+/ {
+	dsi_ipg_clk: clock-dsi-ipg {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <120000000>;
+		clock-output-names = "dsi_ipg_clk";
+	};
+
+	mipi_pll_div2_clk: clock-mipi-div2-pll {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <432000000>;
+		clock-output-names = "mipi_pll_div2_clk";
+	};
+
+	mipi0_subsys: bus@56220000 {
+		compatible = "simple-bus";
+		interrupt-parent = <&irqsteer_mipi0>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges = <0x56220000 0x0 0x56220000 0x10000>;
+
+		irqsteer_mipi0: interrupt-controller@56220000 {
+			compatible = "fsl,imx-irqsteer";
+			reg = <0x56220000 0x1000>;
+			interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-controller;
+			interrupt-parent = <&gic>;
+			#interrupt-cells = <1>;
+			clocks = <&mipi0_lis_lpcg IMX_LPCG_CLK_0>;
+			clock-names = "ipg";
+			power-domains = <&pd IMX_SC_R_MIPI_0>;
+			fsl,channel = <0>;
+			fsl,num-irqs = <32>;
+		};
+
+		mipi0_lis_lpcg: clock-controller@56223000 {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x56223000 0x4>;
+			#clock-cells = <1>;
+			clocks = <&dsi_ipg_clk>;
+			clock-indices = <IMX_LPCG_CLK_0>;
+			clock-output-names = "mipi0_lis_lpcg_ipg_clk";
+			power-domains = <&pd IMX_SC_R_MIPI_0>;
+		};
+
+		mipi0_pwm_lpcg: clock-controller@5622300c {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x5622300c 0x4>;
+			#clock-cells = <1>;
+			clocks = <&clk IMX_SC_R_MIPI_0_PWM_0 IMX_SC_PM_CLK_PER>,
+				 <&dsi_ipg_clk>;
+			clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+			clock-output-names = "mipi0_pwm_lpcg_clk",
+					     "mipi0_pwm_lpcg_ipg_clk";
+			power-domains = <&pd IMX_SC_R_MIPI_0_PWM_0>;
+		};
+
+		mipi0_i2c0_lpcg_ipg_clk: clock-controller@56223014 {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x56223014 0x4>;
+			#clock-cells = <1>;
+			clocks = <&mipi0_i2c0_lpcg_ipg_s_clk IMX_LPCG_CLK_0>;
+			clock-indices = <IMX_LPCG_CLK_0>;
+			clock-output-names = "mipi0_i2c0_lpcg_ipg_clk";
+			power-domains = <&pd IMX_SC_R_MIPI_0_I2C_0>;
+		};
+
+		mipi0_i2c0_lpcg_ipg_s_clk: clock-controller@56223018 {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x56223018 0x4>;
+			#clock-cells = <1>;
+			clocks = <&dsi_ipg_clk>;
+			clock-indices = <IMX_LPCG_CLK_0>;
+			clock-output-names = "mipi0_i2c0_lpcg_ipg_s_clk";
+			power-domains = <&pd IMX_SC_R_MIPI_0_I2C_0>;
+		};
+
+		mipi0_i2c0_lpcg_clk: clock-controller@5622301c {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x5622301c 0x4>;
+			#clock-cells = <1>;
+			clocks = <&clk IMX_SC_R_MIPI_0_I2C_0 IMX_SC_PM_CLK_MISC2>;
+			clock-indices = <IMX_LPCG_CLK_0>;
+			clock-output-names = "mipi0_i2c0_lpcg_clk";
+			power-domains = <&pd IMX_SC_R_MIPI_0_I2C_0>;
+		};
+
+		mipi0_i2c1_lpcg_ipg_clk: clock-controller@56223024 {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x56223024 0x4>;
+			#clock-cells = <1>;
+			clocks = <&mipi0_i2c1_lpcg_ipg_s_clk IMX_LPCG_CLK_0>;
+			clock-indices = <IMX_LPCG_CLK_0>;
+			clock-output-names = "mipi0_i2c1_lpcg_ipg_clk";
+			power-domains = <&pd IMX_SC_R_MIPI_0_I2C_1>;
+		};
+
+		mipi0_i2c1_lpcg_clk: clock-controller@5622302c {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x5622302c 0x4>;
+			#clock-cells = <1>;
+			clocks = <&clk IMX_SC_R_MIPI_0_I2C_1 IMX_SC_PM_CLK_MISC2>;
+			clock-indices = <IMX_LPCG_CLK_0>;
+			clock-output-names = "mipi0_i2c1_lpcg_clk";
+			power-domains = <&pd IMX_SC_R_MIPI_0_I2C_1>;
+		};
+
+		mipi0_i2c1_lpcg_ipg_s_clk: clock-controller@56223028 {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x56223028 0x4>;
+			#clock-cells = <1>;
+			clocks = <&dsi_ipg_clk>;
+			clock-indices = <IMX_LPCG_CLK_0>;
+			clock-output-names = "mipi0_i2c1_lpcg_ipg_s_clk";
+			power-domains = <&pd IMX_SC_R_MIPI_0_I2C_1>;
+		};
+
+		pwm_mipi0: pwm@56224000 {
+			compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm";
+			reg = <0x56224000 0x1000>;
+			clocks = <&mipi0_pwm_lpcg IMX_LPCG_CLK_4>,
+				 <&mipi0_pwm_lpcg IMX_LPCG_CLK_0>;
+			clock-names = "ipg", "per";
+			assigned-clocks = <&clk IMX_SC_R_MIPI_0_PWM_0 IMX_SC_PM_CLK_PER>;
+			assigned-clock-rates = <24000000>;
+			#pwm-cells = <3>;
+			power-domains = <&pd IMX_SC_R_MIPI_0_PWM_0>;
+			status = "disabled";
+		};
+
+		i2c0_mipi0: i2c@56226000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
+			reg = <0x56226000 0x1000>;
+			interrupts = <8>;
+			clocks = <&mipi0_i2c0_lpcg_clk IMX_LPCG_CLK_0>,
+				 <&mipi0_i2c0_lpcg_ipg_clk IMX_LPCG_CLK_0>;
+			clock-names = "per", "ipg";
+			assigned-clocks = <&mipi0_i2c0_lpcg_clk IMX_LPCG_CLK_0>;
+			assigned-clock-rates = <24000000>;
+			power-domains = <&pd IMX_SC_R_MIPI_0_I2C_0>;
+			status = "disabled";
+		};
+	};
+
+	mipi1_subsys: bus@57220000 {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges = <0x57220000 0x0 0x57220000 0x10000>;
+
+		irqsteer_mipi1: interrupt-controller@57220000 {
+			compatible = "fsl,imx-irqsteer";
+			reg = <0x57220000 0x1000>;
+			interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-controller;
+			interrupt-parent = <&gic>;
+			#interrupt-cells = <1>;
+			clocks = <&mipi1_lis_lpcg IMX_LPCG_CLK_0>;
+			clock-names = "ipg";
+			power-domains = <&pd IMX_SC_R_MIPI_1>;
+			fsl,channel = <0>;
+			fsl,num-irqs = <32>;
+		};
+
+		mipi1_lis_lpcg: clock-controller@57223000 {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x57223000 0x4>;
+			#clock-cells = <1>;
+			clocks = <&dsi_ipg_clk>;
+			clock-indices = <IMX_LPCG_CLK_0>;
+			clock-output-names = "mipi1_lis_lpcg_ipg_clk";
+			power-domains = <&pd IMX_SC_R_MIPI_1>;
+		};
+
+		mipi1_pwm_lpcg: clock-controller@5722300c {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x5722300c 0x4>;
+			#clock-cells = <1>;
+			clocks = <&clk IMX_SC_R_MIPI_1_PWM_0 IMX_SC_PM_CLK_PER>,
+				 <&dsi_ipg_clk>;
+			clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+			clock-output-names = "mipi1_pwm_lpcg_clk",
+					     "mipi1_pwm_lpcg_ipg_clk";
+			power-domains = <&pd IMX_SC_R_MIPI_1_PWM_0>;
+		};
+
+		mipi1_i2c0_lpcg_clk: clock-controller@5722301c {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x5722301c 0x4>;
+			#clock-cells = <1>;
+			clocks = <&clk IMX_SC_R_MIPI_1_I2C_0 IMX_SC_PM_CLK_MISC2>;
+			clock-indices = <IMX_LPCG_CLK_0>;
+			clock-output-names = "mipi1_i2c0_lpcg_clk";
+			power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>;
+		};
+
+		mipi1_i2c0_lpcg_ipg_clk: clock-controller@57223014 {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x57223014 0x4>;
+			#clock-cells = <1>;
+			clocks = <&mipi1_i2c0_lpcg_ipg_s_clk IMX_LPCG_CLK_0>;
+			clock-indices = <IMX_LPCG_CLK_0>;
+			clock-output-names = "mipi1_i2c0_lpcg_ipg_clk";
+			power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>;
+		};
+
+		mipi1_i2c0_lpcg_ipg_s_clk: clock-controller@57223018 {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x57223018 0x4>;
+			#clock-cells = <1>;
+			clocks = <&dsi_ipg_clk>;
+			clock-indices = <IMX_LPCG_CLK_0>;
+			clock-output-names = "mipi1_i2c0_lpcg_ipg_s_clk";
+			power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>;
+		};
+
+		mipi1_i2c1_lpcg_ipg_clk: clock-controller@57223024 {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x57223024 0x4>;
+			#clock-cells = <1>;
+			clocks = <&mipi1_i2c1_lpcg_ipg_s_clk IMX_LPCG_CLK_0>;
+			clock-indices = <IMX_LPCG_CLK_0>;
+			clock-output-names = "mipi1_i2c1_lpcg_ipg_clk";
+			power-domains = <&pd IMX_SC_R_MIPI_1_I2C_1>;
+		};
+
+		mipi1_i2c1_lpcg_ipg_s_clk: clock-controller@57223028 {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x57223028 0x4>;
+			#clock-cells = <1>;
+			clocks = <&dsi_ipg_clk>;
+			clock-indices = <IMX_LPCG_CLK_0>;
+			clock-output-names = "mipi1_i2c1_lpcg_ipg_s_clk";
+			power-domains = <&pd IMX_SC_R_MIPI_1_I2C_1>;
+		};
+
+		mipi1_i2c1_lpcg_clk: clock-controller@5722302c {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x5722302c 0x4>;
+			#clock-cells = <1>;
+			clocks = <&clk IMX_SC_R_MIPI_1_I2C_1 IMX_SC_PM_CLK_MISC2>;
+			clock-indices = <IMX_LPCG_CLK_0>;
+			clock-output-names = "mipi1_i2c1_lpcg_clk";
+			power-domains = <&pd IMX_SC_R_MIPI_1_I2C_1>;
+		};
+
+		pwm_mipi1: pwm@57224000 {
+			compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm";
+			reg = <0x57224000 0x1000>;
+			clocks = <&mipi1_pwm_lpcg IMX_LPCG_CLK_4>,
+				 <&mipi1_pwm_lpcg IMX_LPCG_CLK_0>;
+			clock-names = "ipg", "per";
+			assigned-clocks = <&clk IMX_SC_R_MIPI_1_PWM_0 IMX_SC_PM_CLK_PER>;
+			assigned-clock-rates = <24000000>;
+			#pwm-cells = <3>;
+			power-domains = <&pd IMX_SC_R_MIPI_1_PWM_0>;
+			status = "disabled";
+		};
+
+		i2c0_mipi1: i2c@57226000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
+			reg = <0x57226000 0x1000>;
+			interrupts = <8>;
+			interrupt-parent = <&irqsteer_mipi1>;
+			clocks = <&mipi1_i2c0_lpcg_clk IMX_LPCG_CLK_0>,
+				 <&mipi1_i2c0_lpcg_ipg_clk IMX_LPCG_CLK_0>;
+			clock-names = "per", "ipg";
+			assigned-clocks = <&mipi1_i2c0_lpcg_clk IMX_LPCG_CLK_0>;
+			assigned-clock-rates = <24000000>;
+			power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>;
+			status = "disabled";
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/freescale/imx8qm.dtsi b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
index 9f29fe4589668..846b95be22bbe 100644
--- a/arch/arm64/boot/dts/freescale/imx8qm.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
@@ -577,3 +577,4 @@ clk_spdif1_rx: clock-spdif1-rx {
 #include "imx8qm-ss-lsio.dtsi"
 #include "imx8qm-ss-audio.dtsi"
 #include "imx8qm-ss-lvds.dtsi"
+#include "imx8qm-ss-mipi.dtsi"

-- 
2.34.1