Received-SPF: pass (google.com: domain of linux-kernel+bounces-204909-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1;
From: Frank Li <Frank.Li@nxp.com>
Date: Thu, 06 Jun 2024 14:46:55 -0400
Subject: [PATCH 1/7] arm64: dts: imx8qm: add lvds subsystem
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240606-imx8qm-dts-usb-v1-1-565721b64f25@nxp.com>
References: <20240606-imx8qm-dts-usb-v1-0-565721b64f25@nxp.com>
In-Reply-To: <20240606-imx8qm-dts-usb-v1-0-565721b64f25@nxp.com>
To: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>, Dong Aisheng <aisheng.dong@nxp.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 Frank Li <Frank.Li@nxp.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?elJGUnc2WUtMcEZEQkxWNU5PbjNQR2t2TUwvd3Q1M0YwZjNhcUVqdGlyWXJV?=
 =?utf-8?B?RGsvYmozOWw5Wnh0SVNscTJqWmFIdlRVcHdmalcwUFNrRE9sSnFiSGNYci82?=
 =?utf-8?B?OU9yYm1JUTZhME80SVEzcmllVnYxeE84RVR6TkJOWDRITlFFWFVBUnZDYkp1?=
 =?utf-8?B?MjA4ZVFHN2VXYTVRMWtLa2JvZ3k1ZG9EY2VpZlcvVTFzalVsOG5iWFRUNkFy?=
 =?utf-8?B?T3psdG1zMmtFeUh5QjYvbWVnSm5PaWdCQWhxTHRSYy9JWUxPOWtpMDQyYTB3?=
 =?utf-8?B?WkRNa1F2Sk0yWmVLaFE2bUJoRTZSanNRK1J0R3hHdTZkelEwUDFhSDNCNmhy?=
 =?utf-8?B?dVdINTlCRDF4Umw4dmNMdEVsMFRDeDBKRnp6aGN0TTR4N28vZjdKaEk4bWpu?=
 =?utf-8?B?Q2F5YTl4Q0xuYjBlSy9iY1ZZd0p1Skg1Uk9SS1F4VlFQWE5pMlJIcHcvWE9m?=
 =?utf-8?B?TmpOTGVkcDF0cDJXaE5aQVcvTzNiTDR1aHZ0Y05uZWJJeGxRTzd2bHJ6ZHoy?=
 =?utf-8?B?d2dmd1p6U3RKU1prQmxJOWdoeUFjKzNpbmJlbEM1OWtKUm1DMmlVYzB1eUlC?=
 =?utf-8?B?ajNJSGdISUpGOHJURGY5RjRmOTJxZ2lNV0c1NDd1RHoxTDlsMkFScjJ6dit1?=
 =?utf-8?B?RlJWWHQ3MERrWW0rWk84QTMvcDRmYk90dkZzVjNsNTdtb2sxU0R4bzhkL1dW?=
 =?utf-8?B?aHRkK3Nic2dqYmJTYUVzZm5TMUF5VFFjdEFwVHIyWUFqeG14WnorWklONDVk?=
 =?utf-8?B?NDlQVDA1bURDZEdrNUd6cG84RGFUUHJrRTdQZENvaU9PVmE5bUNQUS9vd2p1?=
 =?utf-8?B?bkVoV2ZsSXhsWENVR25zMVpyeGQrd2MvZ0V3YnpzNkdtSng3TGtLVTlWZTlE?=
 =?utf-8?B?OEhzcmkrY0cxT0hyaGtnbFJ3WTNCdzh0THdLSHI3ZU1GTVVOeFFWaEU5UjVO?=
 =?utf-8?B?UGh5eXFRTFJTa1ZQazhKS21DdXpWN2J6KzV1Z2V0Q1cxZElpQUptdkNqVVdm?=
 =?utf-8?B?UnpsZGtQd0lRNEtmNnZncStXNWJhYTNETFhQVnRTeHdrNkdaV0Exa1BBV3Qw?=
 =?utf-8?B?QkdqNURUVTFXdDQvc1BSNXoza2IzUXdKWlNwaCtCc1AwQ09OT1NBTDQrUkx2?=
 =?utf-8?B?MFE1UmthQTlHbmd0My8rWmZrRlhNR3M0VTBJWG9UMEZXMjV4ZCtvcnI3K1Vl?=
 =?utf-8?B?aThwVUpDNWVaUnVoUFJhRDUwVUdJN1F5SU5ST25lalkwanpPRktIYlJVU1Fa?=
 =?utf-8?B?RkI1NjhndGdSZXdrRTZpKzE1V3lzUmJNMmNxN2wrd1RDTEc2M1B4UlAwd0x6?=
 =?utf-8?B?R3NDZDMvVjZjd0wvYnd0Y09yZUZSTFRPYng5R3pHTlBGWmpnVC9aVDFiT0FG?=
 =?utf-8?B?YVRMWmh2VnVBM2JSMXVwenF3OExscjBxWXZLRmpjdlBXZ3U4U1FmQm9tUFRX?=
 =?utf-8?B?bitsWlc0QlBRMS9STFJHcXE0UzJIeGdTWUhlViswR3BSZmJSOWVuOWFCUVBH?=
 =?utf-8?B?eXNHMnZRRHpISWpiY1F4Y0svS1ZEelV0V3pkQThJc0c5ckpnd0tOODFrTDdu?=
 =?utf-8?B?bGFyWE5PcGQrSGlrNXVCTFkwbE1qU2FDM1VkbEUwZFhhdDdNK0E1c2ttZHVR?=
 =?utf-8?B?N2dMY09Rd3VBN055N0ZZLzExY2NPVHFhTFRXTjFiVnhNRHRXTk54K0h3NVlw?=
 =?utf-8?B?NkJnaVFmQ2M4ZnA3YzhYZ2tuUlhLS1F6SnRuQzdWRkVPZXllTGpXaTlrTjBC?=
 =?utf-8?B?S2FtR29ZaU1HTUxWNFlaSWpIT2tCQkxkSUxEd1B4b3dPVCtRZkVvQ3h0ZTdS?=
 =?utf-8?B?RndtSUNhOTR6Q1BrdFJTaHFmR041SWZ3ellQVkN5Z01waEVyU0pRNzg1RHVy?=
 =?utf-8?B?YmJKSXE3aW0vcjRWQVJlZ3ZWdmJDbm5DSElvZmptNHE0YS9CUzBFekJObHNV?=
 =?utf-8?B?TFJOVVJrNFMwaVNiT2hlNmpZNTQraTR1NHI1cnBwTldYVHFkUnd4VG1lYXFa?=
 =?utf-8?B?WXU1blgxM1daR3BoTE5tSzQ5UFgvRC9neTI0ajIwT1d6eWVmN1phdGo3Ukh0?=
 =?utf-8?B?RTlVR2dnaFZibnhuMHNQWEtwaEZxMmtyaS84c0ZJTTNodUZ4dXNTdUF4MzFk?=
 =?utf-8?Q?AfFDUE1ig0qb17GxqCIrdDCsC?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 4253d309-c05e-4b00-2a8d-08dc865917a3
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Jun 2024 18:47:18.7279
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: XqdTubS9kKiV62gSbm0e2Z3dHVBilvaffQ4uoPfEyYbfwLMWAQr+bOVWdOVsfS92vsNNpKbo9n8ww2XGBr0/8A==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI0PR04MB11069

Add irqstear, pwm and i2c in lvds subsystem.

Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8qm-ss-lvds.dtsi | 231 ++++++++++++++++++++++
 arch/arm64/boot/dts/freescale/imx8qm.dtsi         |   1 +
 2 files changed, 232 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8qm-ss-lvds.dtsi b/arch/arm64/boot/dts/freescale/imx8qm-ss-lvds.dtsi
new file mode 100644
index 0000000000000..eb8208cddeaf9
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8qm-ss-lvds.dtsi
@@ -0,0 +1,231 @@
+// SPDX-License-Identifier: GPL-2.0+
+
+/*
+ * Copyright 2024 NXP
+ */
+
+/{
+
+	lvds1_ipg_clk: lvds0_ipg_clk: clock-controller-lvds-ipg {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <24000000>;
+		clock-output-names = "lvds0_ipg_clk";
+	};
+
+	lvds1_subsys: bus@56240000 {
+		compatible = "simple-bus";
+		interrupt-parent = <&irqsteer_lvds0>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges = <0x56240000 0x0 0x56240000 0x10000>;
+
+		irqsteer_lvds0: interrupt-controller@56240000 {
+			compatible = "fsl,imx-irqsteer";
+			reg = <0x56240000 0x1000>;
+			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-controller;
+			interrupt-parent = <&gic>;
+			#interrupt-cells = <1>;
+			clocks = <&lvds0_lis_lpcg IMX_LPCG_CLK_4>;
+			clock-names = "ipg";
+			power-domains = <&pd IMX_SC_R_LVDS_0>;
+
+			fsl,channel = <0>;
+			fsl,num-irqs = <32>;
+		};
+
+		lvds0_lis_lpcg: clock-controller@56243000 {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x56243000 0x4>;
+			#clock-cells = <1>;
+			clocks = <&lvds0_ipg_clk>;
+			clock-indices = <IMX_LPCG_CLK_4>;
+			clock-output-names = "lvds0_lis_lpcg_ipg_clk";
+			power-domains = <&pd IMX_SC_R_LVDS_0>;
+		};
+
+		lvds0_pwm_lpcg: clock-controller@5624300c {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x5624300c 0x4>;
+			#clock-cells = <1>;
+			clocks = <&clk IMX_SC_R_LVDS_0_PWM_0 IMX_SC_PM_CLK_PER>,
+				 <&lvds0_ipg_clk>;
+			clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+			clock-output-names = "lvds0_pwm_lpcg_clk",
+					     "lvds0_pwm_lpcg_ipg_clk";
+			power-domains = <&pd IMX_SC_R_LVDS_0_PWM_0>;
+		};
+
+		lvds0_i2c0_lpcg: clock-controller@56243010 {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x56243010 0x4>;
+			#clock-cells = <1>;
+			clocks = <&clk IMX_SC_R_LVDS_0_I2C_0 IMX_SC_PM_CLK_PER>,
+				 <&lvds0_ipg_clk>;
+			clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+			clock-output-names = "lvds0_i2c0_lpcg_clk",
+					     "lvds0_i2c0_lpcg_ipg_clk";
+			power-domains = <&pd IMX_SC_R_LVDS_0_I2C_0>;
+		};
+
+		lvds0_i2c1_lpcg: clock-controller@56243014 {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x56243014 0x4>;
+			#clock-cells = <1>;
+			clocks = <&clk IMX_SC_R_LVDS_0_I2C_0 IMX_SC_PM_CLK_PER>,
+				 <&lvds0_ipg_clk>;
+			clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+			clock-output-names = "lvds0_i2c1_lpcg_clk",
+					     "lvds0_i2c1_lpcg_ipg_clk";
+			power-domains = <&pd IMX_SC_R_LVDS_0_I2C_0>;
+		};
+
+		pwm_lvds0: pwm@56244000 {
+			compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm";
+			reg = <0x56244000 0x1000>;
+			clocks = <&lvds0_pwm_lpcg IMX_LPCG_CLK_4>,
+				 <&lvds0_pwm_lpcg IMX_LPCG_CLK_0>;
+			clock-names = "ipg", "per";
+			assigned-clocks = <&clk IMX_SC_R_LVDS_0_PWM_0 IMX_SC_PM_CLK_PER>;
+			assigned-clock-rates = <24000000>;
+			#pwm-cells = <3>;
+			power-domains = <&pd IMX_SC_R_LVDS_0_PWM_0>;
+			status = "disabled";
+		};
+
+		i2c0_lvds0: i2c@56246000 {
+			compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
+			reg = <0x56246000 0x1000>;
+			interrupts = <8>;
+			clocks = <&lvds0_i2c0_lpcg IMX_LPCG_CLK_0>,
+				 <&lvds0_i2c0_lpcg IMX_LPCG_CLK_4>;
+			clock-names = "per", "ipg";
+			assigned-clocks = <&clk IMX_SC_R_LVDS_0_I2C_0 IMX_SC_PM_CLK_PER>;
+			assigned-clock-rates = <24000000>;
+			power-domains = <&pd IMX_SC_R_LVDS_0_I2C_0>;
+			status = "disabled";
+		};
+
+		i2c1_lvds0: i2c@56247000 {
+			compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
+			reg = <0x56247000 0x1000>;
+			interrupts = <9>;
+			clocks = <&lvds0_i2c0_lpcg IMX_LPCG_CLK_0>,
+				 <&lvds0_i2c0_lpcg IMX_LPCG_CLK_4>;
+			clock-names = "per", "ipg";
+			assigned-clocks = <&clk IMX_SC_R_LVDS_0_I2C_0 IMX_SC_PM_CLK_PER>;
+			assigned-clock-rates = <24000000>;
+			power-domains = <&pd IMX_SC_R_LVDS_0_I2C_0>;
+			status = "disabled";
+		};
+	};
+
+	lvds2_subsys: bus@57240000 {
+		compatible = "simple-bus";
+		interrupt-parent = <&irqsteer_lvds1>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges = <0x57240000 0x0 0x57240000 0x10000>;
+
+		irqsteer_lvds1: interrupt-controller@57240000 {
+			compatible = "fsl,imx-irqsteer";
+			reg = <0x57240000 0x1000>;
+			interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-controller;
+			interrupt-parent = <&gic>;
+			#interrupt-cells = <1>;
+			clocks = <&lvds1_lis_lpcg IMX_LPCG_CLK_4>;
+			clock-names = "ipg";
+			power-domains = <&pd IMX_SC_R_LVDS_1>;
+
+			fsl,channel = <0>;
+			fsl,num-irqs = <32>;
+		};
+
+		lvds1_lis_lpcg: clock-controller@57243000 {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x57243000 0x4>;
+			#clock-cells = <1>;
+			clocks = <&lvds1_ipg_clk>;
+			clock-indices = <IMX_LPCG_CLK_4>;
+			clock-output-names = "lvds1_lis_lpcg_ipg_clk";
+			power-domains = <&pd IMX_SC_R_LVDS_1>;
+		};
+
+		lvds1_pwm_lpcg: clock-controller@5724300c {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x5724300c 0x4>;
+			#clock-cells = <1>;
+			clocks = <&clk IMX_SC_R_LVDS_1_PWM_0 IMX_SC_PM_CLK_PER>,
+				 <&lvds1_ipg_clk>;
+			clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+			clock-output-names = "lvds1_pwm_lpcg_clk",
+					     "lvds1_pwm_lpcg_ipg_clk";
+			power-domains = <&pd IMX_SC_R_LVDS_1_PWM_0>;
+		};
+
+		lvds1_i2c0_lpcg: clock-controller@57243010 {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x57243010 0x4>;
+			#clock-cells = <1>;
+			clocks = <&clk IMX_SC_R_LVDS_1_I2C_0 IMX_SC_PM_CLK_PER>,
+				 <&lvds1_ipg_clk>;
+			clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+			clock-output-names = "lvds1_i2c0_lpcg_clk",
+					     "lvds1_i2c0_lpcg_ipg_clk";
+			power-domains = <&pd IMX_SC_R_LVDS_1_I2C_0>;
+		};
+
+		lvds1_i2c1_lpcg: clock-controller@57243014 {
+			compatible = "fsl,imx8qxp-lpcg";
+			reg = <0x57243014 0x4>;
+			#clock-cells = <1>;
+			clocks = <&clk IMX_SC_R_LVDS_1_I2C_0 IMX_SC_PM_CLK_PER>,
+				 <&lvds1_ipg_clk>;
+			clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+			clock-output-names = "lvds1_i2c1_lpcg_clk",
+					     "lvds1_i2c1_lpcg_ipg_clk";
+			power-domains = <&pd IMX_SC_R_LVDS_1_I2C_0>;
+		};
+
+		pwm_lvds1: pwm@57244000 {
+			compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm";
+			reg = <0x57244000 0x1000>;
+			clocks = <&lvds1_pwm_lpcg IMX_LPCG_CLK_4>,
+				 <&lvds1_pwm_lpcg IMX_LPCG_CLK_0>;
+			clock-names = "ipg", "per";
+			assigned-clocks = <&clk IMX_SC_R_LVDS_1_PWM_0 IMX_SC_PM_CLK_PER>;
+			assigned-clock-rates = <24000000>;
+			#pwm-cells = <3>;
+			power-domains = <&pd IMX_SC_R_LVDS_1_PWM_0>;
+			status = "disabled";
+		};
+
+		i2c0_lvds1: i2c@57246000 {
+			compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
+			reg = <0x57246000 0x1000>;
+			interrupts = <8>;
+			clocks = <&lvds1_i2c0_lpcg IMX_LPCG_CLK_0>,
+				 <&lvds1_i2c0_lpcg IMX_LPCG_CLK_4>;
+			clock-names = "per", "ipg";
+			assigned-clocks = <&clk IMX_SC_R_LVDS_1_I2C_0 IMX_SC_PM_CLK_PER>;
+			assigned-clock-rates = <24000000>;
+			power-domains = <&pd IMX_SC_R_LVDS_1_I2C_0>;
+			status = "disabled";
+		};
+
+		i2c1_lvds1: i2c@57247000 {
+			compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
+			reg = <0x57247000 0x1000>;
+			interrupts = <9>;
+			clocks = <&lvds1_i2c0_lpcg IMX_LPCG_CLK_0>,
+				 <&lvds1_i2c0_lpcg IMX_LPCG_CLK_4>;
+			clock-names = "per", "ipg";
+			assigned-clocks = <&clk IMX_SC_R_LVDS_1_I2C_0 IMX_SC_PM_CLK_PER>;
+			assigned-clock-rates = <24000000>;
+			power-domains = <&pd IMX_SC_R_LVDS_1_I2C_0>;
+			status = "disabled";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/freescale/imx8qm.dtsi b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
index 61986e0639e53..9f29fe4589668 100644
--- a/arch/arm64/boot/dts/freescale/imx8qm.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
@@ -576,3 +576,4 @@ clk_spdif1_rx: clock-spdif1-rx {
 #include "imx8qm-ss-conn.dtsi"
 #include "imx8qm-ss-lsio.dtsi"
 #include "imx8qm-ss-audio.dtsi"
+#include "imx8qm-ss-lvds.dtsi"

-- 
2.34.1