Received-SPF: pass (google.com: domain of linux-kernel+bounces-205949-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99;
From: Crescent Hsieh <crescentcy.hsieh@moxa.com>
To: Jiri Slaby <jirislaby@kernel.org>,
	Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Cc: linux-kernel@vger.kernel.org,
	linux-serial@vger.kernel.org,
	Crescent Hsieh <crescentcy.hsieh@moxa.com>
Subject: [PATCH 6/6] tty: serial: 8250: Add support for MUEX50 UART
Date: Fri,  7 Jun 2024 19:43:36 +0800
Message-Id: <20240607114336.4496-7-crescentcy.hsieh@moxa.com>
In-Reply-To: <20240607114336.4496-1-crescentcy.hsieh@moxa.com>
References: <20240607114336.4496-1-crescentcy.hsieh@moxa.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?g2fyiWuvYNWMJWNI3CjnP7oKSEBRuiKY4EbWVvOeHQJIqB9QQbP5aUv2Qy2c?=
 =?us-ascii?Q?ZoHudHzYPjDkD1+tRTKn8gIBXzIl/xwrAx5oAHPnXdbVReh7XCmbmu5S67aP?=
 =?us-ascii?Q?yLtRDUXlOn6rcfIO/3uBDeSAu8b3FUED3RGkFUDCN1GUJBuYmFM5hfe8zjCF?=
 =?us-ascii?Q?/jX6TumgGDyhHuBsMKrQ9rwZGOTbH8gVjTKohEQ+JuAVmp2slq8jN+jGYfRE?=
 =?us-ascii?Q?mxPAixC8ox1q+UlIQc2JFRZikYjlw2jRItsWDU3rTuF3TxaxRGLVYH7j5z2s?=
 =?us-ascii?Q?0J5Q6oPuAEmZetfwCj0zffMO9n0mUU7mx3UcsOj0T6j4PiEoZYQzdUflCpwp?=
 =?us-ascii?Q?1pGVisGzQHiz8FkCGHpHuYmATmETJlp9qwW1CE7j9/B5u06/KiRxLpp5C1qS?=
 =?us-ascii?Q?xoRZWz5FXuTuPel35KXegsOjkMorkwisFcZPXyE9X2sSDtx0WnbgeCmzJOk2?=
 =?us-ascii?Q?lRs7JR6np3vyp1PiOZKWLLHCnodWOXjgS4YBPRP4+rkCgvrty5e+8OEmYWqa?=
 =?us-ascii?Q?Uu06NRkFTiS3imKEeG+P/wL3zWWf1MBqMiJKcvALZjOS7DXXBfpdmn5K96nZ?=
 =?us-ascii?Q?THAfvfXCvobex/mQin4jDFfz9nS/AatKgEW2KkcEOVNJXUx4lIffv8Av+FLl?=
 =?us-ascii?Q?Zpk8M4y/t4KoFvjx/Vp4quA/2jxHelt9kEyDOrMm99gsX2DwWFSq9Nz4DHTK?=
 =?us-ascii?Q?CDMiPQyg9r7WR1bofnYGU2hxfft7lSlw06uT6OyhA55Z8dQS1PmbLnVEfYRN?=
 =?us-ascii?Q?3yMr97UNEb6AWfBDPZUtCg+PtWnMkrNSYVrZzQs99l7nV9zJiq6dba3K+g2i?=
 =?us-ascii?Q?kRJSZ1LQsrqX3dAH2IHZSWErjtmxbfj/KX4tNxzruPN5ZXLXgoqmcPeP2ojb?=
 =?us-ascii?Q?DgeUzfYVzJPYhJpMH8MjsejDgBqtN4HPpRBSiWmxP/F9xQ1avH3xiIyLAP3Q?=
 =?us-ascii?Q?wJOKV9uazSlNnW162Q5vC2Qm4GfAkKfIfqEMB5d9obGR/BBzkzhPqjGYFfjN?=
 =?us-ascii?Q?ASCx9I4bWvBq5FkQ0lrqHAl+8AiAYNl2R6SdbP2sU3Y8qUjYwI6IGoAthpnG?=
 =?us-ascii?Q?SmfIJEJrMezxil57pFS2h4wAf7/7QqwHuWBSTqCrmcA2G+eEyZ9jY5kxUqlN?=
 =?us-ascii?Q?D4KGDPpuzEoav+EwjnUu2b+u97dMMxkdMuLsvK8o0NorUoG4Zyeig0S7qnDt?=
 =?us-ascii?Q?5e+9XK/SxaaShcpfxEm5HapHr3L93Z6OpRWTVDFjenPmJXwkvybuN13Nu/Ls?=
 =?us-ascii?Q?Du3ZEsjz3dfeYvhO88v5JXJFRx8nkkT8mr/DXmmm/VSKIcChg93JgChe9FqU?=
 =?us-ascii?Q?l98siZbaC5kqePcAW37bhWmS1hmc/zofA5D7MKJW1NcaSP/Dab/SeQMy9XeR?=
 =?us-ascii?Q?uC3z5PQoXmxXU0kD4RP+zAvh6we1H82nnEPlkEGnxvSzmMn/WdElfRJQatNm?=
 =?us-ascii?Q?TRyu8/x4ct9esn1JTnoi+VAUy0s/wJphn/6EZo+Md13g9pyF5f5gpRgFIf8a?=
 =?us-ascii?Q?pYFub+aOgYhQsd6TuxByezBABjEMLKUuNI5SLD9D7DE5eHTxDntFXCO9v2H2?=
 =?us-ascii?Q?+0DydCbuRva4X9eNm9RBMvCXxm5EgHaAYdBgy5Ob7wtRjD61zVCbcNHm2IV4?=
 =?us-ascii?Q?ZA=3D=3D?=
X-OriginatorOrg: moxa.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 255eb7ff-e358-42a4-23eb-08dc86e71987
X-MS-Exchange-CrossTenant-AuthSource: PUZPR01MB5405.apcprd01.prod.exchangelabs.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Jun 2024 11:43:50.4776
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 5571c7d4-286b-47f6-9dd5-0aa688773c8e
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: aIy7zDjq+SMVrAz23oO2HamzOosnhm1xYvE9TvKExHji3LCQ7b3yVlmSzW3z32QzVF+n/TG+INW9clpA1TFjyXlPPiNo5sfvmY+kzl2m0EQ=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SEZPR01MB5588

The MUEX50 UART does not directly match to PORT_16550A or other generic
UART configurations.

This patch adds an UART configuration to capture the hardware
capabilities of MUEX50 UART and apply to Moxa PCI serial boards.

Signed-off-by: Crescent Hsieh <crescentcy.hsieh@moxa.com>
---
 drivers/tty/serial/8250/8250_pci.c  | 3 +++
 drivers/tty/serial/8250/8250_port.c | 8 ++++++++
 include/uapi/linux/serial_core.h    | 3 +++
 3 files changed, 14 insertions(+)

diff --git a/drivers/tty/serial/8250/8250_pci.c b/drivers/tty/serial/8250/8250_pci.c
index e2fcddec9ab5..3ccbb406f505 100644
--- a/drivers/tty/serial/8250/8250_pci.c
+++ b/drivers/tty/serial/8250/8250_pci.c
@@ -2159,6 +2159,9 @@ pci_moxa_setup(struct serial_private *priv,
 	unsigned int bar = FL_GET_BASE(board->flags);
 	int offset;
 
+	port->port.flags |= UPF_FIXED_TYPE;
+	port->port.type = PORT_MUEX50;
+
 	if (pci_moxa_is_pcie(dev->device) || pci_moxa_is_mini_pcie(dev->device)) {
 		if (pci_moxa_supported_rs(dev) & MOXA_SUPP_RS485) {
 			port->port.rs485_config = pci_moxa_rs485_config;
diff --git a/drivers/tty/serial/8250/8250_port.c b/drivers/tty/serial/8250/8250_port.c
index 893bc493f662..c3de350e9a30 100644
--- a/drivers/tty/serial/8250/8250_port.c
+++ b/drivers/tty/serial/8250/8250_port.c
@@ -319,6 +319,14 @@ static const struct serial8250_config uart_config[] = {
 		.rxtrig_bytes	= {1, 8, 16, 30},
 		.flags		= UART_CAP_FIFO | UART_CAP_AFE,
 	},
+	[PORT_MUEX50] = {
+		.name		= "Moxa PCIe UART",
+		.fifo_size	= 128,
+		.tx_loadsz	= 128,
+		.fcr		= UART_FCR_ENABLE_FIFO | UART_FCR_R_TRIG_10,
+		.rxtrig_bytes	= {1, 4, 8, 14},
+		.flags		= UART_CAP_FIFO,
+	},
 };
 
 /* Uart divisor latch read */
diff --git a/include/uapi/linux/serial_core.h b/include/uapi/linux/serial_core.h
index 9c007a106330..5afeb6d99e7e 100644
--- a/include/uapi/linux/serial_core.h
+++ b/include/uapi/linux/serial_core.h
@@ -231,6 +231,9 @@
 /* Sunplus UART */
 #define PORT_SUNPLUS	123
 
+/* Moxa PCIe UART */
+#define PORT_MUEX50	124
+
 /* Generic type identifier for ports which type is not important to userspace. */
 #define PORT_GENERIC	(-1)
 
-- 
2.34.1