Received: by 2002:ab2:6309:0:b0:1fb:d597:ff75 with SMTP id s9csp1046407lqt; Fri, 7 Jun 2024 06:44:39 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCVdTIOPQJAPVwcY1EDAg3nFNmQb+ciYmWDa52d6uxlE7SWzQC+/R3AL1mXbBZzmUMnPVH8mpe8PlyrJ5jLpk39hVcwkBpKNA3l0qMczQg== X-Google-Smtp-Source: AGHT+IHZ90r677ul3g8qT4oqF5W2twUKq7/HtWjvRQcNe818P+yjU8O7vrO6rEIcjPnJn+hdQK8I X-Received: by 2002:a05:6808:181d:b0:3d2:1759:7db0 with SMTP id 5614622812f47-3d21759809amr1025033b6e.35.1717767879393; Fri, 07 Jun 2024 06:44:39 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1717767879; cv=pass; d=google.com; s=arc-20160816; b=N1TyeVc9JaO/sV3UUVZdTsSoc5jOsVEx98+4cc+dpxOOcRcvX+jkrcqUqy6oZmkhZq /ofTpxhIgsMzDJeuITcsk85fXacuMSgFs/9sCGWT/3Ktk4+L4iCS1tgJZ0pH8mJMScGG N3cGRaIfRkqleKJfo+CN+Jaj0fMnc+L8i+b/FgiX+8sQLca1fbtLiLOUgY3p9Sgts5t0 +SG8aN4AIBUqH5GAetRUR+Nhx9bGbKyNKzcpAyU1nB3LCsSHFDjRSNi5H9RQIKKcH8+x pBc5zwg6BCm/oCy4C7MbAWAQLUTMEk648UWADH2LOTt48IM4QDCmYaujlounCxlPNpVv QMOA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:date:message-id; bh=G8ybmzyliAPrIur+CrbsU7Qx2U+YNJ3z84Sz9ojocvQ=; fh=qZyZu9ruxYTsrNwyxLn0s9sE9pR8AvF+eRl6hWqrtT0=; b=B3VUJ/7EiYl9PYkygHiWnfWFHY60miclGddrvIiK3fyj10D+smFY1oCHJ7A13jmlAV 1l97+6n3ZM3WKgfdn6M/Kiu9Jmj2oqXCtf26iwGTKn+E+VOsrniJY3a8bUmiuXXROxv6 AMIiaOqRQL2cVk1whRCsIkhjBDQOxt8wMxm2J1DRwRom0igP4N24RE6pkEWRDJq/Dk0R QCko30d7pvmh5PMtFegs8/XeC2x7O6/RxV1aqHW1jXgwqKKLTYNrPDcuWO+PPaZpl+S7 BXVC8h7Q+DQEz4t922Zpr16yzOf3bvZGG0zR/rdTuxX3qRJ0ybcMainaOBHiz6MWzuCt JELg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; arc=pass (i=1 spf=pass spfdomain=arm.com dmarc=pass fromdomain=arm.com); spf=pass (google.com: domain of linux-kernel+bounces-206186-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-206186-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [147.75.199.223]) by mx.google.com with ESMTPS id af79cd13be357-795409494fesi154619785a.500.2024.06.07.06.44.39 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 07 Jun 2024 06:44:39 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-206186-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223; Authentication-Results: mx.google.com; arc=pass (i=1 spf=pass spfdomain=arm.com dmarc=pass fromdomain=arm.com); spf=pass (google.com: domain of linux-kernel+bounces-206186-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-206186-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id F1E851C24F89 for ; Fri, 7 Jun 2024 13:44:11 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 2D59F1957E6; Fri, 7 Jun 2024 13:43:53 +0000 (UTC) Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 11A1B1E4A6; Fri, 7 Jun 2024 13:43:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=217.140.110.172 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717767832; cv=none; b=OQ9L0Z6GuYm/UnUr2+86spwCrnuvUpdI9QuKdgy+c6ysMBL+MnXXdhBb4JRHThdTd6q0GzSUZpScME5wNcs0a6Ge/nzuvadbgVkKs9BbwUaKNSbdWtcq5d6wMlWL726bDFf3uVilPmiGkdozpdU9aDrQD3+vgHeavNpofnfM64w= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1717767832; c=relaxed/simple; bh=w5zZt49KihMYSKSG8aD4QVryl9vuThJ9TRf/3xByhhM=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=g84sRTxIlgWtReUn27VmI/2mKdXaHnHhM2OLPfFBumNz9krq1Ujxz9gpNmR/laqUvZjK3gY8Vsdjr0XmCjT0MOZx+y4yWxNyU/yZbkIFVnpCIZHn4SZYyfkcNktrn1cwBUVAJRYriyWtcKIgffXblm1bnTCV9WI92877H/2K1mI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com; spf=pass smtp.mailfrom=arm.com; arc=none smtp.client-ip=217.140.110.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=arm.com Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id C08AD153B; Fri, 7 Jun 2024 06:44:13 -0700 (PDT) Received: from [10.1.197.1] (ewhatever.cambridge.arm.com [10.1.197.1]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 675953F792; Fri, 7 Jun 2024 06:43:46 -0700 (PDT) Message-ID: <4165a188-8c78-4675-8557-844b5d270f3d@arm.com> Date: Fri, 7 Jun 2024 14:43:44 +0100 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2 14/16] coresight: Remove pending trace ID release mechanism To: James Clark , coresight@lists.linaro.org, gankulkarni@os.amperecomputing.com, mike.leach@linaro.org, leo.yan@linux.dev, anshuman.khandual@arm.com Cc: Alexander Shishkin , Maxime Coquelin , Alexandre Torgue , Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Namhyung Kim , Mark Rutland , Jiri Olsa , Ian Rogers , Adrian Hunter , John Garry , Will Deacon , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-perf-users@vger.kernel.org References: <20240604143030.519906-1-james.clark@arm.com> <20240604143030.519906-15-james.clark@arm.com> Content-Language: en-US From: Suzuki K Poulose In-Reply-To: <20240604143030.519906-15-james.clark@arm.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 04/06/2024 15:30, James Clark wrote: > Pending the release of IDs was a way of managing concurrent sysfs and > Perf sessions in a single global ID map. Perf may have finished while > sysfs hadn't, and Perf shouldn't release the IDs in use by sysfs and > vice versa. > > Now that Perf uses its own exclusive ID maps, pending release doesn't > result in any different behavior than just releasing all IDs when the > last Perf session finishes. As part of the per-sink trace ID change, we > would have still had to make the pending mechanism work on a per-sink > basis, due to the overlapping ID allocations, so instead of making that > more complicated, just remove it. minor nit: Given that we drastically changed the meaing of the perf_session_start/stop calls to, grab a refcount on idmap, drop refcount, should we rename those helpers as such : coresight_trace_id_map_get() / _put() ? > > Signed-off-by: James Clark > --- > .../hwtracing/coresight/coresight-etm-perf.c | 11 ++-- > .../hwtracing/coresight/coresight-trace-id.c | 62 +++++-------------- > .../hwtracing/coresight/coresight-trace-id.h | 31 +++++----- > include/linux/coresight.h | 6 +- > 4 files changed, 34 insertions(+), 76 deletions(-) > > diff --git a/drivers/hwtracing/coresight/coresight-etm-perf.c b/drivers/hwtracing/coresight/coresight-etm-perf.c > index 7fb55dafb639..17cafa1a7f18 100644 > --- a/drivers/hwtracing/coresight/coresight-etm-perf.c > +++ b/drivers/hwtracing/coresight/coresight-etm-perf.c > @@ -232,15 +232,14 @@ static void free_event_data(struct work_struct *work) > if (!(IS_ERR_OR_NULL(*ppath))) { > struct coresight_device *sink = coresight_get_sink(*ppath); > > - coresight_trace_id_put_cpu_id_map(cpu, &sink->perf_sink_id_map); > + /* mark perf event as done for trace id allocator */ > + coresight_trace_id_perf_stop(&sink->perf_sink_id_map); > + > coresight_release_path(*ppath); > } > *ppath = NULL; > } > > - /* mark perf event as done for trace id allocator */ > - coresight_trace_id_perf_stop(); > - > free_percpu(event_data->path); > kfree(event_data); > } > @@ -328,9 +327,6 @@ static void *etm_setup_aux(struct perf_event *event, void **pages, > sink = user_sink = coresight_get_sink_by_id(id); > } > > - /* tell the trace ID allocator that a perf event is starting up */ > - coresight_trace_id_perf_start(); > - > /* check if user wants a coresight configuration selected */ > cfg_hash = (u32)((event->attr.config2 & GENMASK_ULL(63, 32)) >> 32); > if (cfg_hash) { > @@ -404,6 +400,7 @@ static void *etm_setup_aux(struct perf_event *event, void **pages, > } > > /* ensure we can allocate a trace ID for this CPU */ > + coresight_trace_id_perf_start(&sink->perf_sink_id_map); > trace_id = coresight_trace_id_get_cpu_id_map(cpu, &sink->perf_sink_id_map); > if (!IS_VALID_CS_TRACE_ID(trace_id)) { > cpumask_clear_cpu(cpu, mask); I think we are leaking a reference above, if the allocation of trace id fails. i.e., we don't drop the refcount here, nor we do that in free_event_dat() since the ppath is set to NULL in case of failure ? > diff --git a/drivers/hwtracing/coresight/coresight-trace-id.c b/drivers/hwtracing/coresight/coresight-trace-id.c > index 8a777c0af6ea..acb99ccf96b5 100644 > --- a/drivers/hwtracing/coresight/coresight-trace-id.c > +++ b/drivers/hwtracing/coresight/coresight-trace-id.c > @@ -18,12 +18,6 @@ static struct coresight_trace_id_map id_map_default = { > .cpu_map = &id_map_default_cpu_ids > }; > > -/* maintain a record of the pending releases per cpu */ > -static cpumask_t cpu_id_release_pending; > - > -/* perf session active counter */ > -static atomic_t perf_cs_etm_session_active = ATOMIC_INIT(0); > - > /* lock to protect id_map and cpu data */ > static DEFINE_SPINLOCK(id_map_lock); > > @@ -122,34 +116,18 @@ static void coresight_trace_id_free(int id, struct coresight_trace_id_map *id_ma > clear_bit(id, id_map->used_ids); > } > > -static void coresight_trace_id_set_pend_rel(int id, struct coresight_trace_id_map *id_map) > -{ > - if (WARN(!IS_VALID_CS_TRACE_ID(id), "Invalid Trace ID %d\n", id)) > - return; > - set_bit(id, id_map->pend_rel_ids); > -} > - > /* > - * release all pending IDs for all current maps & clear CPU associations > - * > - * This currently operates on the default id map, but may be extended to > - * operate on all registered id maps if per sink id maps are used. > + * release all IDs and clear CPU associations minor nit: * Release all IDs and clear CPU associations. > */ > -static void coresight_trace_id_release_all_pending(void) > +static void coresight_trace_id_release_all(struct coresight_trace_id_map *id_map) > { > - struct coresight_trace_id_map *id_map = &id_map_default; > unsigned long flags; > - int cpu, bit; > + int cpu; > > spin_lock_irqsave(&id_map_lock, flags); > - for_each_set_bit(bit, id_map->pend_rel_ids, CORESIGHT_TRACE_ID_RES_TOP) { > - clear_bit(bit, id_map->used_ids); > - clear_bit(bit, id_map->pend_rel_ids); > - } > - for_each_cpu(cpu, &cpu_id_release_pending) { > - atomic_set(per_cpu_ptr(id_map_default.cpu_map, cpu), 0); > - cpumask_clear_cpu(cpu, &cpu_id_release_pending); > - } > + bitmap_zero(id_map->used_ids, CORESIGHT_TRACE_IDS_MAX); > + for_each_possible_cpu(cpu) > + atomic_set(per_cpu_ptr(id_map->cpu_map, cpu), 0); Do we ever read these values without spinlock ? Do they need to be atomic ? > spin_unlock_irqrestore(&id_map_lock, flags); > DUMP_ID_MAP(id_map); > } > @@ -164,7 +142,7 @@ static int _coresight_trace_id_get_cpu_id(int cpu, struct coresight_trace_id_map > /* check for existing allocation for this CPU */ > id = _coresight_trace_id_read_cpu_id(cpu, id_map); > if (id) > - goto get_cpu_id_clr_pend; > + goto get_cpu_id_out_unlock; > > /* > * Find a new ID. > @@ -185,11 +163,6 @@ static int _coresight_trace_id_get_cpu_id(int cpu, struct coresight_trace_id_map > /* allocate the new id to the cpu */ > atomic_set(per_cpu_ptr(id_map->cpu_map, cpu), id); > > -get_cpu_id_clr_pend: > - /* we are (re)using this ID - so ensure it is not marked for release */ > - cpumask_clear_cpu(cpu, &cpu_id_release_pending); > - clear_bit(id, id_map->pend_rel_ids); > - > get_cpu_id_out_unlock: > spin_unlock_irqrestore(&id_map_lock, flags); > > @@ -210,15 +183,8 @@ static void _coresight_trace_id_put_cpu_id(int cpu, struct coresight_trace_id_ma > > spin_lock_irqsave(&id_map_lock, flags); > > - if (atomic_read(&perf_cs_etm_session_active)) { > - /* set release at pending if perf still active */ > - coresight_trace_id_set_pend_rel(id, id_map); > - cpumask_set_cpu(cpu, &cpu_id_release_pending); > - } else { > - /* otherwise clear id */ > - coresight_trace_id_free(id, id_map); > - atomic_set(per_cpu_ptr(id_map->cpu_map, cpu), 0); > - } > + coresight_trace_id_free(id, id_map); > + atomic_set(per_cpu_ptr(id_map->cpu_map, cpu), 0); Can we do this unconditionally now ? What is another session has reserved this id for the same CPU and that gets scheduled later ? We should simply stop doing the "put_cpu_id()" and instead rely on the perf_session_stop()/(or the suggested trace_id_map_put()) to free the ids and clear everything. > > spin_unlock_irqrestore(&id_map_lock, flags); > DUMP_ID_CPU(cpu, id); > @@ -302,17 +268,17 @@ void coresight_trace_id_put_system_id(int id) > } > EXPORT_SYMBOL_GPL(coresight_trace_id_put_system_id); > > -void coresight_trace_id_perf_start(void) > +void coresight_trace_id_perf_start(struct coresight_trace_id_map *id_map) > { > - atomic_inc(&perf_cs_etm_session_active); > + atomic_inc(&id_map->perf_cs_etm_session_active); > PERF_SESSION(atomic_read(&perf_cs_etm_session_active)); > } > EXPORT_SYMBOL_GPL(coresight_trace_id_perf_start); > > -void coresight_trace_id_perf_stop(void) > +void coresight_trace_id_perf_stop(struct coresight_trace_id_map *id_map) > { > - if (!atomic_dec_return(&perf_cs_etm_session_active)) > - coresight_trace_id_release_all_pending(); > + if (!atomic_dec_return(&id_map->perf_cs_etm_session_active)) > + coresight_trace_id_release_all(id_map); > PERF_SESSION(atomic_read(&perf_cs_etm_session_active)); > } > EXPORT_SYMBOL_GPL(coresight_trace_id_perf_stop); > diff --git a/drivers/hwtracing/coresight/coresight-trace-id.h b/drivers/hwtracing/coresight/coresight-trace-id.h > index 840babdd0794..9aae50a553ca 100644 > --- a/drivers/hwtracing/coresight/coresight-trace-id.h > +++ b/drivers/hwtracing/coresight/coresight-trace-id.h > @@ -17,9 +17,10 @@ > * released when done. > * > * In order to ensure that a consistent cpu / ID matching is maintained > - * throughout a perf cs_etm event session - a session in progress flag will > - * be maintained, and released IDs not cleared until the perf session is > - * complete. This allows the same CPU to be re-allocated its prior ID. > + * throughout a perf cs_etm event session - a session in progress flag will be > + * maintained for each sink, and IDs are cleared when all the perf sessions > + * complete. This allows the same CPU to be re-allocated its prior ID when > + * events are scheduled in and out. > * > * > * Trace ID maps will be created and initialised to prevent architecturally > @@ -66,11 +67,7 @@ int coresight_trace_id_get_cpu_id_map(int cpu, struct coresight_trace_id_map *id > /** > * Release an allocated trace ID associated with the CPU. > * > - * This will release the CoreSight trace ID associated with the CPU, > - * unless a perf session is in operation. > - * > - * If a perf session is in operation then the ID will be marked as pending > - * release. > + * This will release the CoreSight trace ID associated with the CPU. > * > * @cpu: The CPU index to release the associated trace ID. > */ > @@ -133,21 +130,21 @@ void coresight_trace_id_put_system_id(int id); > /** > * Notify the Trace ID allocator that a perf session is starting. > * > - * Increase the perf session reference count - called by perf when setting up > - * a trace event. > + * Increase the perf session reference count - called by perf when setting up a > + * trace event. > * > - * This reference count is used by the ID allocator to ensure that trace IDs > - * associated with a CPU cannot change or be released during a perf session. > + * Perf sessions never free trace IDs to ensure that the ID associated with a > + * CPU cannot change during their and other's concurrent sessions. Instead, > + * this refcount is used so that the last event to finish always frees all IDs. > */ > -void coresight_trace_id_perf_start(void); > +void coresight_trace_id_perf_start(struct coresight_trace_id_map *id_map); > > /** > * Notify the ID allocator that a perf session is stopping. > * > - * Decrease the perf session reference count. > - * if this causes the count to go to zero, then all Trace IDs marked as pending > - * release, will be released. > + * Decrease the perf session reference count. If this causes the count to go to > + * zero, then all Trace IDs will be released. > */ > -void coresight_trace_id_perf_stop(void); > +void coresight_trace_id_perf_stop(struct coresight_trace_id_map *id_map); > > #endif /* _CORESIGHT_TRACE_ID_H */ > diff --git a/include/linux/coresight.h b/include/linux/coresight.h > index 9c3067e2e38b..197949fd2c35 100644 > --- a/include/linux/coresight.h > +++ b/include/linux/coresight.h > @@ -227,14 +227,12 @@ struct coresight_sysfs_link { > * @used_ids: Bitmap to register available (bit = 0) and in use (bit = 1) IDs. > * Initialised so that the reserved IDs are permanently marked as > * in use. > - * @pend_rel_ids: CPU IDs that have been released by the trace source but not > - * yet marked as available, to allow re-allocation to the same > - * CPU during a perf session. > + * @perf_cs_etm_session_active: Number of Perf sessions using this ID map. > */ > struct coresight_trace_id_map { > DECLARE_BITMAP(used_ids, CORESIGHT_TRACE_IDS_MAX); > - DECLARE_BITMAP(pend_rel_ids, CORESIGHT_TRACE_IDS_MAX); > atomic_t __percpu *cpu_map; > + atomic_t perf_cs_etm_session_active; minor nit: this could simply be : atomic_t map_refcnt; i.e., number of references to the trace_id map ? Suzuki