Received: by 2002:ab2:715a:0:b0:1fd:c064:50c with SMTP id l26csp21811lqm; Mon, 10 Jun 2024 11:21:50 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCUU2+Y1SDw6puswA0Pfb6D77Ye0W6orod34l5WNSkzM/04TKABIROCbD1dz2XRkE4vGhAWs5r06ssJTNL1pJXz0SG9RdZQExEbPUCh3EQ== X-Google-Smtp-Source: AGHT+IHYBZ/NhafZzWbz8f8sjGFFL8HCmlHPczAcDDF/fXWN8ktvl8NVUorlbzjMoLPeSlnH7k7b X-Received: by 2002:a05:6a21:999e:b0:1b4:efbb:d1d3 with SMTP id adf61e73a8af0-1b4efbbd295mr7962380637.51.1718043710510; Mon, 10 Jun 2024 11:21:50 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1718043710; cv=pass; d=google.com; s=arc-20160816; b=TA80KHCzilDQF4oo85GfvtljQ0OL8kwWw46nD+xPk5j4XyxvTo+prAqxknEIhAkvIw xSnqj2Ufl3WxOprwLEOVzmDCe7gswikSg1+hh3RASWTsBFA1vQnmQfQpvuQPBJ+my+gv CFSUI80Lt7QAiuHu/KXFywmFsLGCgQSEDiGMoaSOCzkpcb8kSOJ2BnkyVEBdgtgXAhQ2 f6LAC1HRjnCHlmlUC87IH7bnnGkchEQQcMpLRNJPpAY4e4Z0z6pVex5hUtfPibhdorsV 7yE+yvfpAGYYW2hlXtQ9rE0fGaiabrdONUR5Y9R4vbxlsIBYg0z0l3BjV7XAcv5C8f2K t4JQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=4/c4emqOu2RAN3YxYQTxpmpwUhS0z+GchTDQTxI1yO8=; fh=NBWFQeoQJCxKalVKeIRTZaO55uIqw1uKTUtRX+uowOE=; b=y7/kc0VF/Vtr8PJ1I1TaG9URrPYEbedSKhIjwUIRDCg3G3yr0Sv/oKOiSWNKJoYwrn gLmiH+NF3LUukLMHLLGtxIYeU3kxZZgwrSgwrnDinxsg7zOHlvTUf3Na4AYC7QN3zE2M eb0cQYiH4aPvE/mSC/+kJ40mH8U0Qlv8TKe9kMXV7+pdD1EPtgyU/noc8lEPiajdMko6 seyvi6ERYC/6/FbWnLAps0upgejs/0ouaPsS/NFIthCHtgK8flYpHkubLk0afMbd8DJY i/BTZuhSyoLqmLDeg8bjx5+Igf4yp1x15qxM/V5F/FJ1I/XTqSRu3PVu6zSCDBZe9mjy 0bHw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=hwopetaG; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-208440-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-208440-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id 41be03b00d2f7-6de20831c1esi5777735a12.146.2024.06.10.11.21.50 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 10 Jun 2024 11:21:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-208440-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=hwopetaG; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-208440-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-208440-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 73C45283696 for ; Mon, 10 Jun 2024 15:15:58 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 17947139578; Mon, 10 Jun 2024 15:15:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="hwopetaG" Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.14]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7845F82871; Mon, 10 Jun 2024 15:15:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.14 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718032519; cv=none; b=AYo0nI17j+TABwU8e5u3KLnmY11Nmp6EuLbeXF11MX3vHqjZ/7VTMxTmBuXzy/N2Gfjl8/sERbGWxa/Pf9GZMIGT2uJku1MQmYxJ58ib48tFmJ21/1bQV1R9fxr14wK1G+dcERnoUwNXfPcP+3n0B4ymQGk/j7NKy+3/TBhPXYY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718032519; c=relaxed/simple; bh=4/Qp8u2h+IfawVv608B46Hfr/DmfJXUXdWM5x/4OihA=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version:Content-Type; b=PFgnlu8tJIpKuBKNtQrCL04phfeJV+1aAiN1a9z03CqLG3dyD7lLRycRCKMW+qZBJSHllGYuNeRr4rz1g3yBbBPFGz6CTYhj1xYFrkkJEi/zMlratLzb4e1TWY2MBYH/H7znvRNlaVFX0po1j6QmvTilpVOSqjpGRlXJrqb5v34= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=hwopetaG; arc=none smtp.client-ip=198.175.65.14 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1718032517; x=1749568517; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=4/Qp8u2h+IfawVv608B46Hfr/DmfJXUXdWM5x/4OihA=; b=hwopetaGOzKv7JVn23KdLPuLsX6LQRP4qakQziRddQX+ShLcuE0ofcDq EfUWUqSGALtvBKGrfcu7GsQovLvRnLRBGgNKEEtZFlpZ7moXLSc23tna3 d6GPy87PTEttQwNWe1EK10jbFoQe2c+qATmwhwhW1o3R6IBXNOsv/Wz1j BQEnMnZYbCgkIb0fmFDr/vBZK7o0126vAS45kLC0nzt9x7snVH4gngWZ5 f8shg3r5z1NfRefvUPkjH+Yok+FMu4hsTS5/Vsw+GbkF9hkJvZ4A9a6gZ SAD3ltKMrdBdh9G/b2Z6ikFXEEv6n2IuyZwl+/VD77wllPnhSYENv92GC A==; X-CSE-ConnectionGUID: Ylie2ry7TH+P6JTkSmZq2w== X-CSE-MsgGUID: eX8HgNhaSDu+s5lpzzs27w== X-IronPort-AV: E=McAfee;i="6600,9927,11099"; a="18530706" X-IronPort-AV: E=Sophos;i="6.08,227,1712646000"; d="scan'208";a="18530706" Received: from orviesa008.jf.intel.com ([10.64.159.148]) by orvoesa106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 Jun 2024 08:15:17 -0700 X-CSE-ConnectionGUID: aAY4Qoi9REWKDOuLxbf+jA== X-CSE-MsgGUID: 2D2PanrfS0KYX7YYHvRYIA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.08,227,1712646000"; d="scan'208";a="39650599" Received: from ijarvine-desk1.ger.corp.intel.com (HELO localhost) ([10.245.247.194]) by orviesa008-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 Jun 2024 08:15:14 -0700 From: =?UTF-8?q?Ilpo=20J=C3=A4rvinen?= To: linux-kselftest@vger.kernel.org, Shuah Khan , Reinette Chatre , Babu Moger , =?UTF-8?q?Maciej=20Wiecz=C3=B3r-Retman?= Cc: Fenghua Yu , linux-kernel@vger.kernel.org, Shuah Khan , =?UTF-8?q?Ilpo=20J=C3=A4rvinen?= Subject: [PATCH v7 01/16] selftests/resctrl: Fix closing IMC fds on error and open-code R+W instead of loops Date: Mon, 10 Jun 2024 18:14:42 +0300 Message-Id: <20240610151457.7305-2-ilpo.jarvinen@linux.intel.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240610151457.7305-1-ilpo.jarvinen@linux.intel.com> References: <20240610151457.7305-1-ilpo.jarvinen@linux.intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit The imc perf fd close() calls are missing from all error paths. In addition, get_mem_bw_imc() handles fds in a for loop but close() is based on two fixed indexes READ and WRITE. Open code inner for loops to READ+WRITE entries for clarity and add a function to close() IMC fds properly in all cases. Fixes: 7f4d257e3a2a ("selftests/resctrl: Add callback to start a benchmark") Suggested-by: Reinette Chatre Signed-off-by: Ilpo Järvinen Tested-by: Babu Moger Reviewed-by: Reinette Chatre --- v4: - Merge with the fix close patch - Add loop to reset imc_counters_config fds to -1 to be able know which need closing - Introduce perf_close_imc_mem_bw() to close fds v3: - Rework entirely, use open coding instead of for loops for clarity --- tools/testing/selftests/resctrl/resctrl_val.c | 54 ++++++++++++------- 1 file changed, 36 insertions(+), 18 deletions(-) diff --git a/tools/testing/selftests/resctrl/resctrl_val.c b/tools/testing/selftests/resctrl/resctrl_val.c index 445f306d4c2f..f55f5989de72 100644 --- a/tools/testing/selftests/resctrl/resctrl_val.c +++ b/tools/testing/selftests/resctrl/resctrl_val.c @@ -293,6 +293,18 @@ static int initialize_mem_bw_imc(void) return 0; } +static void perf_close_imc_mem_bw(void) +{ + int mc; + + for (mc = 0; mc < imcs; mc++) { + if (imc_counters_config[mc][READ].fd != -1) + close(imc_counters_config[mc][READ].fd); + if (imc_counters_config[mc][WRITE].fd != -1) + close(imc_counters_config[mc][WRITE].fd); + } +} + /* * get_mem_bw_imc: Memory band width as reported by iMC counters * @cpu_no: CPU number that the benchmark PID is binded to @@ -306,26 +318,33 @@ static int initialize_mem_bw_imc(void) static int get_mem_bw_imc(int cpu_no, char *bw_report, float *bw_imc) { float reads, writes, of_mul_read, of_mul_write; - int imc, j, ret; + int imc, ret; + + for (imc = 0; imc < imcs; imc++) { + imc_counters_config[imc][READ].fd = -1; + imc_counters_config[imc][WRITE].fd = -1; + } /* Start all iMC counters to log values (both read and write) */ reads = 0, writes = 0, of_mul_read = 1, of_mul_write = 1; for (imc = 0; imc < imcs; imc++) { - for (j = 0; j < 2; j++) { - ret = open_perf_event(imc, cpu_no, j); - if (ret) - return -1; - } - for (j = 0; j < 2; j++) - membw_ioctl_perf_event_ioc_reset_enable(imc, j); + ret = open_perf_event(imc, cpu_no, READ); + if (ret) + goto close_fds; + ret = open_perf_event(imc, cpu_no, WRITE); + if (ret) + goto close_fds; + + membw_ioctl_perf_event_ioc_reset_enable(imc, READ); + membw_ioctl_perf_event_ioc_reset_enable(imc, WRITE); } sleep(1); /* Stop counters after a second to get results (both read and write) */ for (imc = 0; imc < imcs; imc++) { - for (j = 0; j < 2; j++) - membw_ioctl_perf_event_ioc_disable(imc, j); + membw_ioctl_perf_event_ioc_disable(imc, READ); + membw_ioctl_perf_event_ioc_disable(imc, WRITE); } /* @@ -341,15 +360,13 @@ static int get_mem_bw_imc(int cpu_no, char *bw_report, float *bw_imc) if (read(r->fd, &r->return_value, sizeof(struct membw_read_format)) == -1) { ksft_perror("Couldn't get read b/w through iMC"); - - return -1; + goto close_fds; } if (read(w->fd, &w->return_value, sizeof(struct membw_read_format)) == -1) { ksft_perror("Couldn't get write bw through iMC"); - - return -1; + goto close_fds; } __u64 r_time_enabled = r->return_value.time_enabled; @@ -369,10 +386,7 @@ static int get_mem_bw_imc(int cpu_no, char *bw_report, float *bw_imc) writes += w->return_value.value * of_mul_write * SCALE; } - for (imc = 0; imc < imcs; imc++) { - close(imc_counters_config[imc][READ].fd); - close(imc_counters_config[imc][WRITE].fd); - } + perf_close_imc_mem_bw(); if (strcmp(bw_report, "reads") == 0) { *bw_imc = reads; @@ -386,6 +400,10 @@ static int get_mem_bw_imc(int cpu_no, char *bw_report, float *bw_imc) *bw_imc = reads + writes; return 0; + +close_fds: + perf_close_imc_mem_bw(); + return -1; } void set_mbm_path(const char *ctrlgrp, const char *mongrp, int domain_id) -- 2.39.2