Received-SPF: pass (google.com: domain of linux-kernel+bounces-208870-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223;
From: Frank Li <Frank.Li@nxp.com>
Date: Mon, 10 Jun 2024 16:46:19 -0400
Subject: [PATCH v2 2/9] arm64: dts: imx8qm: add lvds subsystem
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240610-imx8qm-dts-usb-v2-2-788417116fb1@nxp.com>
References: <20240610-imx8qm-dts-usb-v2-0-788417116fb1@nxp.com>
In-Reply-To: <20240610-imx8qm-dts-usb-v2-0-788417116fb1@nxp.com>
To: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>, Dong Aisheng <aisheng.dong@nxp.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 Frank Li <Frank.Li@nxp.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?SUVCbHViYWJUM3dBcU1oUEE4R2MxckpORkoyNW91UTV4RkhsU3cxZWY2WVZ4?=
 =?utf-8?B?blM1TXIrOUMzbjRGQjdXZzJwYnYxNDNnYTRKTE1tZjFNdS9YaFFpL0JvYmxn?=
 =?utf-8?B?RGFHUG5aZlhiWUttQTNNZUNVYnFKL2lnUVhyU0hRakdrSWkyYmFraXAxZkJI?=
 =?utf-8?B?dmRHcWVsYjEzNzI3RWEwMk1tWUcxOExZTFgwN1N4V1kxa21CemVmY3NRcFlG?=
 =?utf-8?B?M0M3ZXl6ZFd2RFdteUVvQkxOdCtwc1BXTUFSNFU5RCtpeFhON0NUeGNSaXNl?=
 =?utf-8?B?Y1NwU3MwRWxnTTdiQ2FKZlBlTzZRcGFsbXUzVERTVmR5aitvUzdWSVBDUERI?=
 =?utf-8?B?MFV4TXExSG1uNFVhZHUyNHJBblAza0V2cXAyTFI3WFZneWZQTXRnbWI3WHd2?=
 =?utf-8?B?S1d6dEp3czg0bkxWWkZtekM1U0tKTVdVSzZZSVRJWlJ3L0hzT0NhVWlhd3FS?=
 =?utf-8?B?bXlTMnJYQlhQbkRBVCtodytyVHYwUFFrNlVPVTVxQXpmMjkzdC9vc2h1Q3JE?=
 =?utf-8?B?bVdpS0RnRXJVRG9GQzBNZnI4NWZydTBldi9XeXJGbmhzMkhNKzNPNjA1VzFh?=
 =?utf-8?B?ckxiaVFYNUkyTEgyRHEzTFBGdmpOU09vK2JxNHNSZGNBN0F5YWZUOHJlOEhQ?=
 =?utf-8?B?UEhoVlRqcHFzQnJiL2Y5TUtYNFZ0NFJrUklJZ3VzMlNoWnZTVVNmd0k5eHhR?=
 =?utf-8?B?ckdOZ0ZYZlVicDAvdjVaWjZKVXVGZUxVallDZDNVbGw1bWJIWlhGWkdLbHEv?=
 =?utf-8?B?Rm42MC9oMTJSWUc3UC9ZWlhhWGxTNFcrUkxTWWNyaVNzQkJTTzZSa29Xdmkv?=
 =?utf-8?B?N1NSRjRScmpSS0daeGhKektFQ3NOUS9CYytkS1YvQk1jemhidWduaFdZT3lS?=
 =?utf-8?B?TlN0Y1VkMDJjR09peklOOFdWUWN3ZWU3TDFZYnFHenVjd0RNS1ZXdVpIOE1W?=
 =?utf-8?B?dU41MXBpeDBrbTM0aGRuSFFmR21OWWZTZ1ptaHB2bmJCNHpyTnJxS0szZzl4?=
 =?utf-8?B?SUNsTHBkbkIyUDEreFdOUk40eHRaQXhMNDR2Q01ObjhvRGlKODJBV1J1TVRi?=
 =?utf-8?B?NDh5R3ovVEU0RGZBWCtjNlJqcC9ERnc4SVE2R1YzL1oxTjlKRDRmWDRyRFFZ?=
 =?utf-8?B?MVljaThKa1lxM0ZpcVBURWlBd3NocFZ2eUlYMkowTFVQUE5ra0I4SDZMRlUw?=
 =?utf-8?B?blY2S2dIaFQyZGw4Q1BSUWlVSDR4TEdrWkhBTk1KcEN6Z2lidVh4bTVPUTYy?=
 =?utf-8?B?cng2QWhWMWx1ZVFqSHJYb3ZJK1ZqbzRWcUduZ0RZeHB0TWpWQ2dTelJZV0pn?=
 =?utf-8?B?L05KelUvbU8rR1EyOHJSQkRBNHBpeFdLSjhOeFlhajFGVXR1c2ZhYytxL0Ry?=
 =?utf-8?B?alNLWkt3ZmdzOVdTdDVvV2xrWHV3dU5NUG9oajhUc2Vib2JBSFJXaEtkbXZk?=
 =?utf-8?B?cWxOWHMrekwzZURvTklOMzZRN2NUQXFnUHdMUVJ4cUh1azZvZHBraUplUWYw?=
 =?utf-8?B?bTVhaXVNWDdWRUJjWnluUTdVdGJLSzUvWGF5WThrWmZSaHdtV0xuZERXWmFV?=
 =?utf-8?B?c0htSEJRelZ6NjBpQ1RmYWFBS0Y2SnY3VXgzRDFzWFFuWFBZN3JoYmNBKzFa?=
 =?utf-8?B?aXZtRkU0WmVTSDdwU242N3lxMU5kc1JBTG9aclMwclBaa2VNb3hSZ25sc2hx?=
 =?utf-8?B?emIvamJTMFVJZmE2c0RJOHZ3Q01hL21iTFNzQ3FZNThtd21xeVR2UlAxd3Bx?=
 =?utf-8?B?b2pLSktNWXdmYm5CZzNtMjVNMXNML1dKN0Q0RG9MLzVvWXNIZG90Vlo1U1NM?=
 =?utf-8?B?QWJjaTdsMDNGWEtCOCs5TjRreDZrM0MvalA5OHQ2bVhvTWtVMFNhYzdRTFZS?=
 =?utf-8?B?V0RIV0ZramQ5M3RwYitCbUZpZVpzZjQ5SHo2UlZZTVZJVlF0ZXIvL0ZLUlFI?=
 =?utf-8?B?NWFUQmR0bnI0YmxwMndZS1dXTEFvS2YydWt0Q3lDOG95Qk9lNWI2YlU4MUs5?=
 =?utf-8?B?ZGkzT3dRSXVvTTlNNUJwZkdrWCtOejRuVDJpODQySmJMQUFMNHBsVStESjZa?=
 =?utf-8?B?ejkyRS92SmhEak43UXJsREZOWGJLMFd2MlYybDNFZ3FxaUJJK0wrRXZyM3k2?=
 =?utf-8?Q?NDNM=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: fbe8ae9d-c335-4680-8d44-08dc898e6ee6
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Jun 2024 20:46:41.9682
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: xDXrEgws774Of8coSTwKT6IKZuQ0wq4oC6ELt3fEdWGmD54NKICOKXTJCHVx9tJ8ZiyzhlPhmR2QPNS37Tk7Vg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB9376

Add irqsteer, pwm and i2c in lvds subsystem.

Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8qm-ss-lvds.dtsi | 77 +++++++++++++++++++++++
 arch/arm64/boot/dts/freescale/imx8qm.dtsi         | 10 +++
 2 files changed, 87 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8qm-ss-lvds.dtsi b/arch/arm64/boot/dts/freescale/imx8qm-ss-lvds.dtsi
new file mode 100644
index 0000000000000..1da3934847057
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8qm-ss-lvds.dtsi
@@ -0,0 +1,77 @@
+// SPDX-License-Identifier: GPL-2.0+
+
+/*
+ * Copyright 2024 NXP
+ */
+
+&qm_lvds0_lis_lpcg {
+	clocks = <&lvds_ipg_clk>;
+	clock-indices = <IMX_LPCG_CLK_4>;
+};
+
+&qm_lvds0_pwm_lpcg {
+	clocks = <&clk IMX_SC_R_LVDS_0_PWM_0 IMX_SC_PM_CLK_PER>,
+		 <&lvds_ipg_clk>;
+	clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+};
+
+&qm_lvds0_i2c0_lpcg {
+	clocks = <&clk IMX_SC_R_LVDS_0_I2C_0 IMX_SC_PM_CLK_PER>,
+		 <&lvds_ipg_clk>;
+	clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+};
+
+&qm_pwm_lvds0 {
+	clocks = <&qm_lvds0_pwm_lpcg IMX_LPCG_CLK_4>,
+		 <&qm_lvds0_pwm_lpcg IMX_LPCG_CLK_0>;
+};
+
+&qm_i2c0_lvds0 {
+	clocks = <&qm_lvds0_i2c0_lpcg IMX_LPCG_CLK_0>,
+		 <&qm_lvds0_i2c0_lpcg IMX_LPCG_CLK_4>;
+};
+
+&lvds0_subsys {
+	interrupt-parent = <&irqsteer_lvds0>;
+
+	irqsteer_lvds0: interrupt-controller@56240000 {
+		compatible = "fsl,imx8qm-irqsteer", "fsl,imx-irqsteer";
+		reg = <0x56240000 0x1000>;
+		interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-controller;
+		interrupt-parent = <&gic>;
+		#interrupt-cells = <1>;
+		clocks = <&qm_lvds0_lis_lpcg IMX_LPCG_CLK_4>;
+		clock-names = "ipg";
+		power-domains = <&pd IMX_SC_R_LVDS_0>;
+
+		fsl,channel = <0>;
+		fsl,num-irqs = <32>;
+	};
+
+	lvds0_i2c1_lpcg: clock-controller@56243014 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x56243014 0x4>;
+		#clock-cells = <1>;
+		clocks = <&clk IMX_SC_R_LVDS_0_I2C_0 IMX_SC_PM_CLK_PER>,
+			 <&lvds_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+		clock-output-names = "lvds0_i2c1_lpcg_clk",
+				     "lvds0_i2c1_lpcg_ipg_clk";
+		power-domains = <&pd IMX_SC_R_LVDS_0_I2C_0>;
+	};
+
+	i2c1_lvds0: i2c@56247000 {
+		compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
+		reg = <0x56247000 0x1000>;
+		interrupts = <9>;
+		clocks = <&lvds0_i2c1_lpcg IMX_LPCG_CLK_0>,
+			 <&lvds0_i2c1_lpcg IMX_LPCG_CLK_4>;
+		clock-names = "per", "ipg";
+		assigned-clocks = <&clk IMX_SC_R_LVDS_0_I2C_0 IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd IMX_SC_R_LVDS_0_I2C_0>;
+		status = "disabled";
+	};
+};
+
diff --git a/arch/arm64/boot/dts/freescale/imx8qm.dtsi b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
index 61986e0639e53..1e8511e8d8577 100644
--- a/arch/arm64/boot/dts/freescale/imx8qm.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
@@ -560,11 +560,20 @@ clk_spdif1_rx: clock-spdif1-rx {
 		clock-output-names = "spdif1_rx";
 	};
 
+	lvds_ipg_clk: clock-controller-lvds-ipg {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <24000000>;
+		clock-output-names = "lvds0_ipg_clk";
+	};
+
 	/* sorted in register address */
 	#include "imx8-ss-cm41.dtsi"
 	#include "imx8-ss-audio.dtsi"
 	#include "imx8-ss-vpu.dtsi"
 	#include "imx8-ss-gpu0.dtsi"
+	#include "imx8-ss-lvds0.dtsi"
+	#include "imx8-ss-lvds1.dtsi"
 	#include "imx8-ss-img.dtsi"
 	#include "imx8-ss-dma.dtsi"
 	#include "imx8-ss-conn.dtsi"
@@ -576,3 +585,4 @@ clk_spdif1_rx: clock-spdif1-rx {
 #include "imx8qm-ss-conn.dtsi"
 #include "imx8qm-ss-lsio.dtsi"
 #include "imx8qm-ss-audio.dtsi"
+#include "imx8qm-ss-lvds.dtsi"

-- 
2.34.1