Received: by 2002:ab2:69cc:0:b0:1fd:c486:4f03 with SMTP id n12csp356460lqp; Tue, 11 Jun 2024 06:44:19 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCV16huT9GLYbZoptS8ZlN40vqFT5w/hQOCaQRV02G3KurzRIyVFeisklmw5iQ25vtLkoroMzclF+GLafmEiZof/02IQWPXWHogdIDwSfg== X-Google-Smtp-Source: AGHT+IGIqWTrccgHRfdx2cSz6dV4ZROaq7Q6jD0SUuRKwt3boFk0srmVMCAc37iz4kqdm33UaAVK X-Received: by 2002:a17:902:f683:b0:1f7:2a95:f2ed with SMTP id d9443c01a7336-1f72a95f693mr21264355ad.8.1718113459100; Tue, 11 Jun 2024 06:44:19 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1718113459; cv=pass; d=google.com; s=arc-20160816; b=ocJhBMWzyhyW4HlZnHCQYkeJncnnlV6qv6Ct164f+XDlbY8ItHsf7sqnT+P8ZVyhJL SCYgjgjkQoQRcLm7ca2MH/+mkSU65axuxFE1iFzI7rYerF6GhAMPNdoZ7b7kcOuB+h4t YsmOy59dobXKVS/tlOuWOMz6pXDDyrxclb/Mkt1KMnrLLHWAnQt85t0X/iCyj0B8wueH zkH03fnz2LJb22W/xWhYx3XaYKPzMIC53awKxgXqzZNAvHDvp2hj2fALFidjTmImsx7R X67UPiF6IePHD2wlbxi413jx1aPpuzo8DrnXljGM6jfU6vqfwVVFpZBYoKsGbET7I2kG fL2w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=pcy6dURWO36Am+KzTv+fEfO8f+AJqgoWh9CdkLC0kxs=; fh=qN1Vvd3TEFs5whLlFtZoJ+Lx4sYOBYJu/DooioH13ds=; b=fv/aJkTLyj6kXxjkQoutSnsvXTw4uo7od9dCPsnKWeU9h/nG8/+1p11JpfLJDouCWn fvbG0NFGX5fgyg7RtWtmkhHCMZ0jCdU+hI2nRkgo+PoqvpUqHs2zmdDBvURndLsyJFLG BYHVZ6qbiAhmtmNf6CZdlmV+luUUwXkdFF52rmNvtAjC7Uo2faJHILrHu4Rmuusf/HhB pPxzqZYvZbgIr6rZ/QMUHMExlNAU3uA84hYTvxdpzVFCiGHZ+3mGBz4F12BaNHD7u0Nd 4iB8Tzn7yExXyLfbNDlZGZUELrjeNp7lBf6gndddgYEwyHVTDTTOK+WcTGe8GT45Vvs9 B/Dw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=ETJtlXqv; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-209987-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-209987-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id d9443c01a7336-1f7243d8419si20515235ad.646.2024.06.11.06.44.18 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jun 2024 06:44:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-209987-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=ETJtlXqv; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-209987-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-209987-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 8AD4A2857CA for ; Tue, 11 Jun 2024 13:41:59 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id B575317E90F; Tue, 11 Jun 2024 13:40:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="ETJtlXqv" Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6577D17D8A3; Tue, 11 Jun 2024 13:40:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718113203; cv=none; b=qZSvsdkDU3WWtFEKGYMYx+Rkeu25uWH77HAlX/QO8b9XWn+vCTvejQOcsrbkbcSyyIQqhYhrsYvJvkQcH+klsU8tcGypMflVaJLFKzsSf/ZXW+wL/6ny2pvVaFegTGM2ebmMGoJRqB/XWq6tpP+ZLsycxH+Q2I0s2dw0xTlwMNM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718113203; c=relaxed/simple; bh=vDGZgQ7d5Q+m3KmN0tfKVcSqnjvHGILwo3+BDQbQtZI=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=F5hG2UGsSiOaK9wYJkPmM4hKhquQiBwyidcoj0+Ubc7mHOpHYjjuD5UFNLJaGaOfuhIyA/yQaZcfd3lr3ZtdCEK236QrpHs266FsL50ffZoAVjrdkbPy+sUQe35cJhkanjiQ+SMGgadV58Ag3Qrv2BGL+CcZSp89cUL0VmqsyGo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=ETJtlXqv; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 45B6wK0R001684; Tue, 11 Jun 2024 13:39:59 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= pcy6dURWO36Am+KzTv+fEfO8f+AJqgoWh9CdkLC0kxs=; b=ETJtlXqvg9lr2edw P8uF8oTcAsFdgqiX35pVAxskVwm50LqEtJWhi1tVt6wARUmipozuOLVNj7TowNPO +gO3mvp/SMC6rdRrBe7FibtJkUWroNrQVK2KXJ4+wbERNoAr6JMrw5TEe5EYWdu9 tdDnDL7FDaZo9Y/QrBjUpDIxXF/XLc6fWZ+b076dga7yLKwCtIRJG7ilfbWsZ+OU GcRpijdkCT/mTI9XhCfDwqXBvPJHeFCektz6OZ1qt53Ehu+hAdKJ/tcpwta5x4/i KlE8QwXGvsnvmsTzIfp6SKWY6+xX7A8yGy/CpAF8UVQ4pLkt35iFROZ9Xq94LI30 oMn3tg== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3yphsas1n2-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 11 Jun 2024 13:39:58 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA01.qualcomm.com (8.17.1.19/8.17.1.19) with ESMTPS id 45BDdwWH001470 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 11 Jun 2024 13:39:58 GMT Received: from hu-ajipan-hyd.qualcomm.com (10.80.80.8) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Tue, 11 Jun 2024 06:39:52 -0700 From: Ajit Pandey To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Vinod Koul , Vladimir Zapolskiy CC: , , , , Taniya Das , Jagadeesh Kona , Imran Shaik , Satya Priya Kakitapalli , Ajit Pandey Subject: [PATCH V4 8/8] arm64: dts: qcom: sm4450: add camera, display and gpu clock controller Date: Tue, 11 Jun 2024 19:07:52 +0530 Message-ID: <20240611133752.2192401-9-quic_ajipan@quicinc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240611133752.2192401-1-quic_ajipan@quicinc.com> References: <20240611133752.2192401-1-quic_ajipan@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: FKZeT07I3VVxaplddcgpC83T0QELm1Ba X-Proofpoint-GUID: FKZeT07I3VVxaplddcgpC83T0QELm1Ba X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-06-11_07,2024-06-11_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 malwarescore=0 adultscore=0 spamscore=0 mlxlogscore=999 impostorscore=0 lowpriorityscore=0 clxscore=1015 phishscore=0 mlxscore=0 priorityscore=1501 suspectscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2405170001 definitions=main-2406110099 Add device node for camera, display and graphics clock controller on Qualcomm SM4450 platform. Signed-off-by: Ajit Pandey --- arch/arm64/boot/dts/qcom/sm4450.dtsi | 38 ++++++++++++++++++++++++++++ 1 file changed, 38 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm4450.dtsi b/arch/arm64/boot/dts/qcom/sm4450.dtsi index 9c9919e78fbd..1e05cd00b635 100644 --- a/arch/arm64/boot/dts/qcom/sm4450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm4450.dtsi @@ -4,7 +4,10 @@ */ #include +#include +#include #include +#include #include #include #include @@ -422,6 +425,41 @@ tcsr_mutex: hwlock@1f40000 { #hwlock-cells = <1>; }; + gpucc: clock-controller@3d90000 { + compatible = "qcom,sm4450-gpucc"; + reg = <0x0 0x03d90000 0x0 0xa000>; + clocks = <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_GPU_GPLL0_CLK_SRC>, + <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>; + #clock-cells = <1>; + #reset-cells = <1>; + #power-domain-cells = <1>; + }; + + camcc: clock-controller@ade0000 { + compatible = "qcom,sm4450-camcc"; + reg = <0x0 0x0ade0000 0x0 0x20000>; + clocks = <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_CAMERA_AHB_CLK>; + #clock-cells = <1>; + #reset-cells = <1>; + #power-domain-cells = <1>; + }; + + dispcc: clock-controller@af00000 { + compatible = "qcom,sm4450-dispcc"; + reg = <0x0 0x0af00000 0x0 0x20000>; + clocks = <&rpmhcc RPMH_CXO_CLK>, + <&rpmhcc RPMH_CXO_CLK_A>, + <&gcc GCC_DISP_AHB_CLK>, + <&sleep_clk>, + <0>, + <0>; + #clock-cells = <1>; + #reset-cells = <1>; + #power-domain-cells = <1>; + }; + pdc: interrupt-controller@b220000 { compatible = "qcom,sm4450-pdc", "qcom,pdc"; reg = <0 0x0b220000 0 0x30000>, <0 0x174000f0 0 0x64>; -- 2.25.1