Received-SPF: pass (google.com: domain of linux-kernel+bounces-210434-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1;
From: Vinod Koul <vkoul@kernel.org>
To: Rob Herring <robh+dt@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, 
 Maxime Coquelin <mcoquelin.stm32@gmail.com>, 
 Alexandre Torgue <alexandre.torgue@foss.st.com>, 
 Amelie Delaunay <amelie.delaunay@foss.st.com>
Cc: dmaengine@vger.kernel.org, devicetree@vger.kernel.org, 
 linux-stm32@st-md-mailman.stormreply.com, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 linux-hardening@vger.kernel.org
In-Reply-To: <20240531150712.2503554-1-amelie.delaunay@foss.st.com>
References: <20240531150712.2503554-1-amelie.delaunay@foss.st.com>
Subject: Re: (subset) [PATCH v4 00/12] Introduce STM32 DMA3 support
Message-Id: <171813049557.475662.12255622136346083429.b4-ty@kernel.org>
Date: Tue, 11 Jun 2024 23:58:15 +0530
Precedence: bulk
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit


On Fri, 31 May 2024 17:07:00 +0200, Amelie Delaunay wrote:
> STM32 DMA3 is a direct memory access controller with different features
> depending on its hardware configuration. It is either called LPDMA (Low
> Power), GPDMA (General Purpose) or HPDMA (High Performance), and it can
> be found in new STM32 MCUs and MPUs.
> 
> In STM32MP25 SoC [1], 3 HPDMAs and 1 LPDMA are embedded. Only HPDMAs are
> used by Linux.
> 
> [...]

Applied, thanks!

[01/12] dt-bindings: dma: New directory for STM32 DMA controllers bindings
        commit: 8494ae75dde4495c73b7425543138d088133f75f
[02/12] dmaengine: stm32: New directory for STM32 DMA controllers drivers
        commit: 76178a2c49a7c01ef684b0d689f3da4fd12e0154
[03/12] MAINTAINERS: Add entry for STM32 DMA controllers drivers and documentation
        commit: 81d09bb5249e5f844ee342cc1419e97fc9108cda
[04/12] dt-bindings: dma: Document STM32 DMA3 controller bindings
        commit: a204f64d9f834bdf7085c617aed229eb7500e331
[05/12] dmaengine: Add STM32 DMA3 support
        commit: f561ec8b2b33da6a07cf211e43c8eb35b2dd97a2
[06/12] dmaengine: stm32-dma3: add DMA_CYCLIC capability
        commit: 08ea31024ab9cd512c4a897bd1afd2a5820c53e6
[07/12] dmaengine: stm32-dma3: add DMA_MEMCPY capability
        commit: b3b893a937764731c41423aab4cc0c1a6821e31e
[08/12] dmaengine: stm32-dma3: add device_pause and device_resume ops
        commit: b62a13071cffad03690ee19656248077cb388a14
[09/12] dmaengine: stm32-dma3: improve residue granularity
        commit: 2088473802ab9641114681bee92ba902bccdc19b
[10/12] dmaengine: add channel device name to channel registration
        commit: 10b8e0fd3f7234a38db2c8d2c8dec0bd6eeede44
[11/12] dmaengine: stm32-dma3: defer channel registration to specify channel name
        commit: 49b1c21ff815168eca44e81ab0612b1f00759efb

Best regards,
-- 
Vinod Koul <vkoul@kernel.org>