Received: by 2002:ab2:6c55:0:b0:1fd:c486:4f03 with SMTP id v21csp197220lqp; Tue, 11 Jun 2024 20:54:42 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCV72Zi/60VhQCArG0v1WoM+ogT+rhUVa7y1x6YVd3YvBPnpL0dC93ZwYdp8Dx4tkewAXXtmDke/qUOBtJeCVKxQ0dUyR8u53jLkCWV2gQ== X-Google-Smtp-Source: AGHT+IHl//3xSS3bab99atnpOFbgX6ujiW8Yf+vzJhbX3vZ4bWdEYcXM9b/TAAy1JTicrQWRkjXV X-Received: by 2002:a05:6808:11c7:b0:3d2:359f:65c9 with SMTP id 5614622812f47-3d23e0f269cmr645490b6e.49.1718164481998; Tue, 11 Jun 2024 20:54:41 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1718164481; cv=pass; d=google.com; s=arc-20160816; b=ux2Fo7zDJsVw/3RTTYXFGCmO0koFTiRxGFAHqtRi5Ttd4sW5rX9ZQxxU+Tn5i1Ernj 8A8cV3dE/S7c2TN5YkyaGW1mny/F2JjWGkfsox0FCrahh2l+J5SGWplnRpSaE3atbI62 3gT6KzCny8fDkzkdzkM4dchiB9cc1xCIipGZaZWjp4GPQDSDZH02y1f3T8/p3tEo05oW ntol0p5WdaUnI/SnQjE8pqsZyDCwhN+X9oqorD5qQT+LAoR8qk0FnaLY/nULD4pFzrKd l5uwR8kp7g1j2kudYek+QbHQopalhHbUy37YST8sdx0JmcQ4Q9SD0KEu8JpuTHNeNDSk XrOg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=xTyDOP+LAQrNK9vUFxxPVi92F7DUKKuJ99spZQumKr0=; fh=p4Pp/0nJNGwp82oEyWH0XiTPtlV16aDZ4lUo1BZ5wtg=; b=kPRlQCjBxiB321grbHQiH+NAmJX8FlfBR8cSN2vkUrG/4rfqpOB92QuA7/L891XKOY rchIwihjhWZJsXV7OxlyTBIxZBC6SPXlYXbSL7OnNDJOJdNc5nGsSH8bBXzV58QauZld MYF2yoNynMlccHWNwusOaUrByCNQ5DH7q2PAagg6tcAwzbtmdn5c+ARAmfs3W36mGJi/ I7K2gGiory1o4kImPTVXdMhbVe6DKZwsS4Z4q3GogOD6i5PsFR8TzSdBysMowODSGOv0 pLi5V4Xw2ApzwsTeO4+dTi2TLK0v1shVvhiZ6iV10OjaLbHqsUI8v33Ks8NjnKCDOWBF +OZw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b="BJHTFW/6"; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=intel.com); spf=pass (google.com: domain of linux-kernel+bounces-210894-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-210894-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id d2e1a72fcca58-7043acb8667si5366612b3a.182.2024.06.11.20.54.41 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jun 2024 20:54:41 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-210894-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b="BJHTFW/6"; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=intel.com); spf=pass (google.com: domain of linux-kernel+bounces-210894-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-210894-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 5C8EA2862B4 for ; Wed, 12 Jun 2024 03:54:38 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id C8BA32D03B; Wed, 12 Jun 2024 03:54:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="BJHTFW/6" Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.9]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 232C1286A8; Wed, 12 Jun 2024 03:54:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.9 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718164454; cv=none; b=hFxh5SwabY7jDq/mPIubVQk8ABOId5jH3G1Sj7Fs4/Tp+VUhjVWXLpBys60EZlk4tg4HCoZDJlnCsSKtJoKNIZcHABPVUMEUBRpQNvG1IErNBuGW5zi+qegHpPErdyz8sAkap+U/LRqNpR6btx+Gl6YG8GRLnj1xmFx1t+fGTd4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718164454; c=relaxed/simple; bh=bivqRNthuRrhiu9l+tfLYSHdvbOw1MUw9EiQZxQ84PY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=u0gbhhs4Y7EC+aX9v/D66aLCSNENEu+umqMnPaknYCQxbSmbdrRw5jb0cZDCNdGHolUZ/Pb5g9BgvD/JFX84my2jVP6ayFptYQPA/ahC3JhzgXnJffy/TcM8q5dngB6i5fFHJqt41durS4k8L0Ky0FMWufkZn4bo655cNUItbBc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=BJHTFW/6; arc=none smtp.client-ip=198.175.65.9 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1718164452; x=1749700452; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=bivqRNthuRrhiu9l+tfLYSHdvbOw1MUw9EiQZxQ84PY=; b=BJHTFW/6tTI/OyceWy+kxLwmO0jJQfXV1dWv2+R8lcCoAZObS6PzbQR9 5DXcFrY+RjUDCY4PYUQqx/3sogMvm6NERxZL7B6M5OJ2IJlcBTYldihMt NKTkGw3CV5RfDwp/nvwvnElV9KooPXYy8e+DFBFdwWUFp/PhNJYObD1Q9 kE5vdQ+O2LitpyceShncN/zwzEe5faAaEQ9BDznGm3cZrS/nQ8L1NGbC0 eY6zPCHVFmp6Zwe1pe5JJ9aGKLv2R3P1NVoU0PCgcCCW18ApkNsMZpSLl AOzvl+FsXTjV8z6Mh0YTren5haTnnWLFS/7IUHz3hAhqi3Sm6eNpKTMbx Q==; X-CSE-ConnectionGUID: 1d5+CItlTLiagrLxn+oFkQ== X-CSE-MsgGUID: VuMhyoKVQqCeU0S/XPsfxA== X-IronPort-AV: E=McAfee;i="6600,9927,11100"; a="37433749" X-IronPort-AV: E=Sophos;i="6.08,232,1712646000"; d="scan'208";a="37433749" Received: from fmviesa009.fm.intel.com ([10.60.135.149]) by orvoesa101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 11 Jun 2024 20:54:11 -0700 X-CSE-ConnectionGUID: zsV2O8ztT6W34B88zsQXEA== X-CSE-MsgGUID: YDkcNxk2R7e1D08QS9jxWg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.08,232,1712646000"; d="scan'208";a="39758576" Received: from inlubt0316.iind.intel.com ([10.191.20.213]) by fmviesa009.fm.intel.com with ESMTP; 11 Jun 2024 20:54:07 -0700 From: lakshmi.sowjanya.d@intel.com To: tglx@linutronix.de, giometti@enneenne.com, corbet@lwn.net, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org Cc: gregkh@linuxfoundation.org, andriy.shevchenko@linux.intel.com, eddie.dong@intel.com, christopher.s.hall@intel.com, pandith.n@intel.com, subramanian.mohan@intel.com, thejesh.reddy.t.r@intel.com, lakshmi.sowjanya.d@intel.com Subject: [PATCH v10 2/3] Documentation: driver-api: pps: Add Intel Timed I/O PPS generator Date: Wed, 12 Jun 2024 09:23:58 +0530 Message-Id: <20240612035359.7307-3-lakshmi.sowjanya.d@intel.com> X-Mailer: git-send-email 2.35.3 In-Reply-To: <20240612035359.7307-1-lakshmi.sowjanya.d@intel.com> References: <20240612035359.7307-1-lakshmi.sowjanya.d@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Lakshmi Sowjanya D Add Intel Timed I/O PPS usage instructions. Co-developed-by: Pandith N Signed-off-by: Pandith N Signed-off-by: Lakshmi Sowjanya D Reviewed-by: Andy Shevchenko Acked-by: Rodolfo Giometti --- Documentation/driver-api/pps.rst | 24 ++++++++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/Documentation/driver-api/pps.rst b/Documentation/driver-api/pps.rst index 78dded03e5d8..75f7b094f963 100644 --- a/Documentation/driver-api/pps.rst +++ b/Documentation/driver-api/pps.rst @@ -246,3 +246,27 @@ delay between assert and clear edge as small as possible to reduce system latencies. But if it is too small slave won't be able to capture clear edge transition. The default of 30us should be good enough in most situations. The delay can be selected using 'delay' pps_gen_parport module parameter. + + +Intel Timed I/O PPS signal generator +------------------------------------ + +Intel Timed I/O is a high precision device, present on 2019 and newer Intel +CPUs, that can generate PPS signals. + +Timed I/O and system time are both driven by same hardware clock. The signal +is generated with a precision of ~20 nanoseconds. The generated PPS signal +is used to synchronize an external device with system clock. For example, +it can be used to share your clock with a device that receives PPS signal, +generated by Timed I/O device. There are dedicated Timed I/O pins to deliver +the PPS signal to an external device. + +Usage of Intel Timed I/O as PPS generator: + +Start generating PPS signal:: + + $echo 1 > /sys/devices/platform/INTCxxxx\:00/enable + +Stop generating PPS signal:: + + $echo 0 > /sys/devices/platform/INTCxxxx\:00/enable -- 2.35.3