Received-SPF: pass (google.com: domain of linux-kernel+bounces-210903-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223;
Date: Tue, 11 Jun 2024 21:22:00 -0700
From: Dan Williams <dan.j.williams@intel.com>
To: Huang Ying <ying.huang@intel.com>, Dan Williams <dan.j.williams@intel.com>
CC: <linux-cxl@vger.kernel.org>, <linux-kernel@vger.kernel.org>, Huang Ying
	<ying.huang@intel.com>, Andrew Morton <akpm@linux-foundation.org>, "Jonathan
 Cameron" <Jonathan.Cameron@huawei.com>, Dave Jiang <dave.jiang@intel.com>,
	Bharata B Rao <bharata@amd.com>, Alistair Popple <apopple@nvidia.com>,
	"Aneesh Kumar K . V" <aneesh.kumar@linux.ibm.com>
Subject: Re: [PATCH -V2] cxl/region: Support to calculate memory tier
 abstract distance
Message-ID: <66692268d4745_310129469@dwillia2-xfh.jf.intel.com.notmuch>
References: <20240611055423.470574-1-ying.huang@intel.com>
Content-Type: text/plain; charset="us-ascii"
Content-Disposition: inline
In-Reply-To: <20240611055423.470574-1-ying.huang@intel.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?YvrgYxZS39K6VWkT8FSH9NChuz8r9fMNdYnV2A62bqWq3hqUgXOdDV160w3f?=
 =?us-ascii?Q?NPqICmGSvI23ckRArxGOfMGsRvvwOT5AT8ObG4Gwn7Mlo75+caK2LISog3vO?=
 =?us-ascii?Q?YM0g/5igaS8sr4wHME6za8zy3bAdf8VoTJj4N9mxmmRBUnfRrbl8lkndvKDN?=
 =?us-ascii?Q?I9rnApkmYHQcWYRzOOJi4xPZHo9R7+KAB7Yausc/54gsVzn7PEM4Bl5zSac7?=
 =?us-ascii?Q?+EVHY0nGai8H1lFmphy3DkUGtnoBI40JLUfmBU4xyvM1cGtHk05Zbbud+uUA?=
 =?us-ascii?Q?nsKU57VNfBv7h/s8cJUrnO1r/4m1hNJZ06QqRyG59j52jXG5wsu78P2KUOFe?=
 =?us-ascii?Q?gz72Rr0zLJ6fIVkSH6SlRKfAg7P/Hx80zeWHV2AytGvEa/9EBUgaNPbRhKnq?=
 =?us-ascii?Q?sl2DtItY0ulnN2dMmktHYAPU1FLPMxP86zpdt8p92sY39HXiLWDV3q1NO8iz?=
 =?us-ascii?Q?yRwgjtjsoOh3Zj5jRLd8V3JL3ih9Oy/U2LDbKdvySw4xXreYMxwrC0D1hEZO?=
 =?us-ascii?Q?qIYa+eYo0dvR6zL5UIJhtvPZmCgcvhY8Bbk0b0t7V5jok0NC6phAOXmPyNFf?=
 =?us-ascii?Q?c9LFqjBsZRCIZE6jh48wuZyN6689HyKiRGKldS3RwofXNvsbS5doyvxaMo6V?=
 =?us-ascii?Q?16SRXqUGzGv3KbG+A7bfChrOFuHEm6D+nptv4EVljHaazZVXVVYnDsTh5cuH?=
 =?us-ascii?Q?yUDXgWDQAUYqBflDqPttb96cdx2+OD3D3YQ7yiNtdaNYrNSGqX69UCSbwVyG?=
 =?us-ascii?Q?7nB44CovXzl+eNE6qJKUUsf7XgTi7yMFd0KITkeRKi3F8xGTgLjs+T4Fr40V?=
 =?us-ascii?Q?ChJBt6IKtAd1Vd//GappurMUJDtyohBazUQ5HoQPDve4tIb3Yw2HsRAVbdIR?=
 =?us-ascii?Q?G8OLare1XA6inOHaW0ePmdTIxoeAgQRInBqeM3B7vyHap/Z4GYgkdTQ0rKjW?=
 =?us-ascii?Q?tkLrV+lIw4K//aagfpWjFCEwfrutCkFJV4F7gfkWUhxakfhvjCilJpU9crI9?=
 =?us-ascii?Q?DmiXyxbjTiKCD2sPIf8oPTVIeGrW9uDpMze5RGLIU/Yc3dUesVvTequHPk7I?=
 =?us-ascii?Q?KdJdQxapT9rcYkMkzfwvUgd7X/vTLKqzAEXCkwtqerwMs/GjPYzgi6ifdmy/?=
 =?us-ascii?Q?bjG4vo9A5OO5ry3zB1lg+SipaKmE9Z8RdHC0nZ2v0cULFN2EeLreqdlhGPmb?=
 =?us-ascii?Q?QuVH2rKse69pzDIrzu0aanCCchNckjtXZpxgiEMXcX1TExpJ+YHLR2J6nEON?=
 =?us-ascii?Q?VZwBHKPn+/FmXSVgIreLhQzuvPlS3U53HqeZcdloD6DNiBcd5Srf7BSrlHM7?=
 =?us-ascii?Q?2n/h9GmIjWgXYalAcBANo5labVQORDsSNfUcLsO/Ds3zJMK4IO0n+aA7AEkW?=
 =?us-ascii?Q?SpOLCe3TNq7ow7Lec+2m/gjxrwDpc6AonPqOae2CsyG76tjp3yveeeuwij7d?=
 =?us-ascii?Q?+1+YYPaHDd+kSwt8/XSmgnV71DzP0TcSZNKq78FKdYLHh88sVJuwdQ6WF0Oe?=
 =?us-ascii?Q?SjmxVIIbNAA8EYIJjNkxdS/AxYsmqnPIZH732dlpcWpGXTOTHTmkjNO1rnF8?=
 =?us-ascii?Q?qeX4Svq8VXZUaRsWsSlsuGQdi3UOqefrtBOFyQ3T+wQ9w829Fxau/bXPu/DR?=
 =?us-ascii?Q?Ww=3D=3D?=
X-MS-Exchange-CrossTenant-Network-Message-Id: b5ab5986-7e0d-4322-8112-08dc8a973608
X-MS-Exchange-CrossTenant-AuthSource: PH8PR11MB8107.namprd11.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Jun 2024 04:22:03.2047
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: Rsc4OMGXEhGMKydX36Mfykg2mAhRplYP34+wSv9HhAnnXPL7ckUP32InOYhypo6xOZTPNX8lQO/54qw1zr1+ZLdNJ/NN4KJc+2iqxh8XRbk=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL1PR11MB5224
X-OriginatorOrg: intel.com

Huang Ying wrote:
> To place memory nodes backed by CXL regions in the appropriate memory
> tiers.  So that, pages can be promoted/demoted with the existing
> memory tiering mechanism.
> 
> The abstract distance is calculated based on the memory access latency
> and bandwidth of CXL regions.  Which in turn comes from the HMAT
> and CDAT, etc.
> 
> Signed-off-by: "Huang, Ying" <ying.huang@intel.com>
> Cc: Andrew Morton <akpm@linux-foundation.org>
> Cc: Jonathan Cameron <Jonathan.Cameron@huawei.com>
> Cc: Dave Jiang <dave.jiang@intel.com>
> Cc: Dan Williams <dan.j.williams@intel.com>
> Cc: Bharata B Rao <bharata@amd.com>
> Cc: Alistair Popple <apopple@nvidia.com>
> Cc: Aneesh Kumar K.V <aneesh.kumar@linux.ibm.com>
> ---
> Changes:
> 
> v2:
> 
> - Added comments to struct cxl_region and minor fixes (Thanks Jonathan!)
> - Link to v1: https://lore.kernel.org/linux-cxl/20240531024852.282767-1-ying.huang@intel.com/
> 
> ---
>  drivers/cxl/core/region.c | 40 +++++++++++++++++++++++++++++++++++----
>  drivers/cxl/cxl.h         |  2 ++
>  2 files changed, 38 insertions(+), 4 deletions(-)

Looks straigtforward to me,

Acked-by: Dan Williams <dan.j.williams@intel.com>