Received: by 2002:ab2:6c55:0:b0:1fd:c486:4f03 with SMTP id v21csp314682lqp; Wed, 12 Jun 2024 02:23:55 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCUgWmSNK44B+fyOK1sIHvmYLa7VrurMY4QqL04GTWxKNDMtou1xrzBrSAtr1d1ekvwgNjqqp7GFwQpzl2SWyuEXW/3YOkYiUeJ7LKtstA== X-Google-Smtp-Source: AGHT+IGrboHKKXozkFm8Z+oN6g6t9NRgIr9hy0cssR8BAIkxrfEZs4koPx16YTtQNl3W8b1gMWJz X-Received: by 2002:a05:620a:24c7:b0:797:a72e:678a with SMTP id af79cd13be357-797f606dc3fmr143202585a.3.1718184234780; Wed, 12 Jun 2024 02:23:54 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1718184234; cv=pass; d=google.com; s=arc-20160816; b=IRuPxooGG6UVhMP5pnOBPXQhSyCd+U0sdme2CNRItfRp5B87x69JGGZJ7vfxs6kfyp wDn974hq8jBFW8Lma1lcS9fSd7sEK2SJnmrxzok324oJLz6I65tDMCxfuLBO2gOlBUCV FZ0i+iNULXDGqSnYrCeARMWNI4DMtuOrwrj2UbQAs+WFs9X0XpafAbJ4jLwQNMlSEenl eFvKKEavwRL4mXbcTvEhudWuLaNJGGfvXI1TNIx/fPvvOjeF5QJ/3Ablip8a5F95xd28 b21Fprg5Z5BKVe6q12RUxZCQiIr6rAtgfzPO71YLkX2UhwDRYgu1/LoYf2gSYq5NdDTk A7cw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-disposition:mime-version:list-unsubscribe:list-subscribe :list-id:precedence:message-id:subject:cc:to:from:date :dkim-signature; bh=u111Jh1sGFQ5xRlsXSt+2+49JzUvNsWWcOcr+P0/s94=; fh=pAlGTS39V+pSy2N8zcHh/z6yaS1yXhis2HL1SxOaxWI=; b=KYoDdy5/JGMZGTD+kxjZcVQh1o138Ckmby9g6yJNBypnt4sT12zQ3ykzO+LOZtfX3M giguKOnfthP81BdHQS0K4VCUwcaWGuZ9YqfLHvVnuFyaB43VL0vdSkptBN3U/v7z4px2 whfwETWTTlXbCnkBTAGUEkeWE6BOpA7JxgL6Dc/MdJGFhcb1zUO/5gAswKE7qMHvJsCb PQb5MWx6Wi27oMceZkkTagPoRQkY5ckT5dBtSFWFuMzrQ6gxfUAFq16O0nQNTqRkL5R8 fLUSbBRA2He/1zHeJjcVH7HLCUYQBxgSUhjD3didnbkWqiPKSNIFQ8DGhejnjckornbv 2+FA==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=lojtGIjS; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=intel.com); spf=pass (google.com: domain of linux-kernel+bounces-211255-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-211255-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id af79cd13be357-795524d6cd7si989247385a.6.2024.06.12.02.23.54 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Jun 2024 02:23:54 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-211255-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=lojtGIjS; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=intel.com); spf=pass (google.com: domain of linux-kernel+bounces-211255-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-211255-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 5A6571C20E26 for ; Wed, 12 Jun 2024 09:23:52 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 1CB2CA34; Wed, 12 Jun 2024 09:23:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="lojtGIjS" Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0CE1716D9B6 for ; Wed, 12 Jun 2024 09:23:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.17 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718184227; cv=none; b=N9j6M4R9VMNF5irdS9XBYiZtPkZ04SV0olnkpOm1itUtMJGFAFzCPU0iRK0oapjrLQ4hRKieSoB8UDzcjt3sOlta/2U7tjHNQzo+p3KkJjtHaVE7377ylgDHEpgSAcq9OaD/KQWlXoFszATzuQd7e4YeBhMIPTWsOhzekeQ14Fs= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718184227; c=relaxed/simple; bh=ZvwVGq/DOAm7MLGhiAWzs091RDFEP8xc94bPoYEzRW4=; h=Date:From:To:Cc:Subject:Message-ID:MIME-Version:Content-Type: Content-Disposition; b=sP3ZR1Gqk89O92xrYjxFeR9X5cTz7iffwYFTGF9rXPdsRFASUclqHxxsicMSh90MpAYTLwCdFIG7krQloJnX2701woTkKMnog5XuiOL0niLXtI59Rz1F/y4pDSJkBsj7p0qQ/PaEP6WhZIbBqQ75j2929izY0whOwzl1+flmI+I= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=lojtGIjS; arc=none smtp.client-ip=192.198.163.17 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1718184225; x=1749720225; h=date:from:to:cc:subject:message-id:mime-version; bh=ZvwVGq/DOAm7MLGhiAWzs091RDFEP8xc94bPoYEzRW4=; b=lojtGIjSH5/8H++qQ/QOtCEuJsalgpTVYSo5A906IU+qeCcpKYgyitUW y01VI6hSLVwb+lkxsWel7C6YI2OJGAlY1qpX9OScQRVMWgxwd/II3Tg5K IrmQZcuVoYppeXaxqoYWUUMNWhJ2wuoXqCmBN2ZXfg96qidpI2jwngj4d uA20yyU4bouC8eD9GkdPVPyl1BhonUnRo5ClJDbBuJyfkPJTdZUkuNE1Z twAmpMjGnF8cjsHA8ZleXeHIelj2Sy0rYf0ytyu080GT8J40+PKSSK0Mq 85R+UgZEDsBbCBIQI4RZuDPp71Cmdq4CREku10HN9ytjHn8/oUk6JfTJI w==; X-CSE-ConnectionGUID: 5o0++gaWQ/mZa61fa1Y7ZA== X-CSE-MsgGUID: DLwpJr3KT0qp6bkWhvakbQ== X-IronPort-AV: E=McAfee;i="6600,9927,11100"; a="14810419" X-IronPort-AV: E=Sophos;i="6.08,232,1712646000"; d="scan'208";a="14810419" Received: from orviesa002.jf.intel.com ([10.64.159.142]) by fmvoesa111.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Jun 2024 02:23:44 -0700 X-CSE-ConnectionGUID: 9t9oGSUXTwCXOmhjaBLNJg== X-CSE-MsgGUID: TQOP55KYQaGBFAfWn8TpzQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.08,232,1712646000"; d="scan'208";a="70530895" Received: from lkp-server01.sh.intel.com (HELO 628d7d8b9fc6) ([10.239.97.150]) by orviesa002.jf.intel.com with ESMTP; 12 Jun 2024 02:23:42 -0700 Received: from kbuild by 628d7d8b9fc6 with local (Exim 4.96) (envelope-from ) id 1sHKCi-0001PF-0n; Wed, 12 Jun 2024 09:23:40 +0000 Date: Wed, 12 Jun 2024 17:22:54 +0800 From: kernel test robot To: Luca Weiss Cc: oe-kbuild-all@lists.linux.dev, linux-kernel@vger.kernel.org, Bjorn Andersson , Konrad Dybcio Subject: arch/arm64/boot/dts/qcom/pmi632.dtsi:155.19-163.5: Warning (avoid_unnecessary_addr_size): /soc@0/spmi@200f000/pmic@3/pwm: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property Message-ID: <202406121706.nEgDZGXa-lkp@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline tree: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git master head: 2ef5971ff345d3c000873725db555085e0131961 commit: 0c4f10917d22e6f36080617bfe71de1ae854ee58 arm64: dts: qcom: sdm632-fairphone-fp3: Add notification LED date: 1 year, 1 month ago config: arm64-randconfig-r113-20240606 (https://download.01.org/0day-ci/archive/20240612/202406121706.nEgDZGXa-lkp@intel.com/config) compiler: clang version 19.0.0git (https://github.com/llvm/llvm-project d7d2d4f53fc79b4b58e8d8d08151b577c3699d4a) reproduce: (https://download.01.org/0day-ci/archive/20240612/202406121706.nEgDZGXa-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot | Closes: https://lore.kernel.org/oe-kbuild-all/202406121706.nEgDZGXa-lkp@intel.com/ dtcheck warnings: (new ones prefixed by >>) arch/arm64/boot/dts/qcom/msm8953.dtsi:175.9-179.4: Warning (unit_address_vs_reg): /memory: node has a reg or ranges property, but no unit name arch/arm64/boot/dts/qcom/msm8953.dtsi:865.22-915.6: Warning (avoid_unnecessary_addr_size): /soc@0/display-subsystem@1a00000/dsi@1a94000: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property arch/arm64/boot/dts/qcom/pmi632.dtsi:149.9-164.4: Warning (avoid_unnecessary_addr_size): /soc@0/spmi@200f000/pmic@3: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property >> arch/arm64/boot/dts/qcom/pmi632.dtsi:155.19-163.5: Warning (avoid_unnecessary_addr_size): /soc@0/spmi@200f000/pmic@3/pwm: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property vim +155 arch/arm64/boot/dts/qcom/pmi632.dtsi a1f0f2ebb044c7 Luca Weiss 2023-05-23 40 a1f0f2ebb044c7 Luca Weiss 2023-05-23 41 &spmi_bus { a1f0f2ebb044c7 Luca Weiss 2023-05-23 42 pmic@2 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 43 compatible = "qcom,pmi632", "qcom,spmi-pmic"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 44 reg = <0x2 SPMI_USID>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 45 #address-cells = <1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 46 #size-cells = <0>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 47 a1f0f2ebb044c7 Luca Weiss 2023-05-23 48 pmi632_temp: temp-alarm@2400 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 49 compatible = "qcom,spmi-temp-alarm"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 50 reg = <0x2400>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 51 interrupts = <0x2 0x24 0x0 IRQ_TYPE_EDGE_BOTH>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 52 #thermal-sensor-cells = <0>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 53 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 54 a1f0f2ebb044c7 Luca Weiss 2023-05-23 55 pmi632_adc: adc@3100 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 56 compatible = "qcom,spmi-adc5"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 57 reg = <0x3100>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 58 #address-cells = <1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 59 #size-cells = <0>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 60 #io-channel-cells = <1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 61 interrupts = <0x2 0x31 0x0 IRQ_TYPE_EDGE_RISING>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 62 a1f0f2ebb044c7 Luca Weiss 2023-05-23 63 channel@0 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 64 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 65 qcom,pre-scaling = <1 1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 66 label = "ref_gnd"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 67 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 68 a1f0f2ebb044c7 Luca Weiss 2023-05-23 69 channel@1 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 70 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 71 qcom,pre-scaling = <1 1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 72 label = "vref_1p25"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 73 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 74 a1f0f2ebb044c7 Luca Weiss 2023-05-23 75 channel@6 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 76 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 77 qcom,pre-scaling = <1 1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 78 label = "die_temp"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 79 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 80 a1f0f2ebb044c7 Luca Weiss 2023-05-23 81 channel@7 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 82 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 83 qcom,pre-scaling = <1 1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 84 label = "usb_in_i_uv"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 85 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 86 a1f0f2ebb044c7 Luca Weiss 2023-05-23 87 channel@8 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 88 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 89 qcom,pre-scaling = <1 16>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 90 label = "usb_in_v_div_16"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 91 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 92 a1f0f2ebb044c7 Luca Weiss 2023-05-23 93 channel@9 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 94 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 95 qcom,pre-scaling = <1 1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 96 label = "chg_temp"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 97 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 98 a1f0f2ebb044c7 Luca Weiss 2023-05-23 99 channel@4b { a1f0f2ebb044c7 Luca Weiss 2023-05-23 100 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 101 qcom,hw-settle-time = <200>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 102 qcom,pre-scaling = <1 1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 103 qcom,ratiometric; a1f0f2ebb044c7 Luca Weiss 2023-05-23 104 label = "bat_id"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 105 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 106 a1f0f2ebb044c7 Luca Weiss 2023-05-23 107 channel@83 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 108 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 109 qcom,pre-scaling = <1 3>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 110 label = "vph_pwr"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 111 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 112 a1f0f2ebb044c7 Luca Weiss 2023-05-23 113 channel@84 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 114 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 115 qcom,pre-scaling = <1 3>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 116 label = "vbat_sns"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 117 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 118 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 119 a1f0f2ebb044c7 Luca Weiss 2023-05-23 120 pmi632_adc_tm: adc-tm@3500 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 121 compatible = "qcom,spmi-adc-tm5"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 122 reg = <0x3500>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 123 interrupts = <0x2 0x35 0x0 IRQ_TYPE_EDGE_RISING>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 124 #thermal-sensor-cells = <1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 125 #address-cells = <1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 126 #size-cells = <0>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 127 status = "disabled"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 128 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 129 a1f0f2ebb044c7 Luca Weiss 2023-05-23 130 pmi632_sdam_7: nvram@b600 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 131 compatible = "qcom,spmi-sdam"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 132 reg = <0xb600>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 133 #address-cells = <1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 134 #size-cells = <1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 135 ranges = <0 0xb600 0x100>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 136 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 137 a1f0f2ebb044c7 Luca Weiss 2023-05-23 138 pmi632_gpios: gpio@c000 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 139 compatible = "qcom,pmi632-gpio", "qcom,spmi-gpio"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 140 reg = <0xc000>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 141 gpio-controller; a1f0f2ebb044c7 Luca Weiss 2023-05-23 142 gpio-ranges = <&pmi632_gpios 0 0 8>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 143 #gpio-cells = <2>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 144 interrupt-controller; a1f0f2ebb044c7 Luca Weiss 2023-05-23 145 #interrupt-cells = <2>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 146 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 147 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 148 a1f0f2ebb044c7 Luca Weiss 2023-05-23 149 pmic@3 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 150 compatible = "qcom,pmi632", "qcom,spmi-pmic"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 151 reg = <0x3 SPMI_USID>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 152 #address-cells = <1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 153 #size-cells = <0>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 154 a1f0f2ebb044c7 Luca Weiss 2023-05-23 @155 pmi632_lpg: pwm { :::::: The code at line 155 was first introduced by commit :::::: a1f0f2ebb044c7248c3f30b98de0f151505bd4bd arm64: dts: qcom: Add PMI632 PMIC :::::: TO: Luca Weiss :::::: CC: Bjorn Andersson -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki