Received: by 2002:ab2:6c55:0:b0:1fd:c486:4f03 with SMTP id v21csp348186lqp; Wed, 12 Jun 2024 03:32:04 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCWNGtJUuZu+Jq8kbfA0YpsSCkjE+Bq0U+GwTviUUfmEnrF55L8SUPl4tW99s6gR6bXiFuHLP3lkMnZ5MB115bMYSECVlsBfhkqVXH71cw== X-Google-Smtp-Source: AGHT+IGJVtPl9AHhfzWatannGTt3xaLNXcKiOBLabwULuhkJ+ncBjX8lNa7jZ2H1Qj/3XC/WWTyj X-Received: by 2002:a05:6808:2191:b0:3d2:308b:9bb4 with SMTP id 5614622812f47-3d23e0cfbb9mr1557414b6e.43.1718188324093; Wed, 12 Jun 2024 03:32:04 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1718188324; cv=pass; d=google.com; s=arc-20160816; b=uvAvMZKKWUQMFqk6zq4HqXoRlSnV2cu7ifvy/xDKt0M6792JM7rkR2wgNH50XPaAlb 7oAJKN3uEQt0MkLHpjL2skCoxKYOD0QyAL7i/dpWt+kmbuYlxsVHyCbx67lLX3KtSZcF qvrTe1ShrYIivP8MkAqEFDhIiQwlbIKnHNJtew2mKBHOshoe6dkCIblVSnsL1XVMYNg7 FQJGmfP5kfEm6q80rFoAtCUDzuZFZ3QPAfrnXYBk6PIbLN5oh51niy7Ile/HlLU6ew2O 1Pxi0XwMal2ZWbU3pdXcC+BzGzb/Fx/Pjp75lsNDvId2b3mLCBndEtL22qxQzB41EIk6 3X0Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:content-language:from :references:cc:to:subject:user-agent:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:date:message-id:dkim-signature; bh=JNs1l8+IwxXvd7kw039pXjFA0Ygz2v4ZLuzxy6QdndA=; fh=jKA9zHaitESSLdVcJzhQ7PZIIBdyiUnJntabz7ek5DE=; b=xwYLaaaodU7f4Eiri1EgPByBEpCuxWFN2xg2BSHi9JhY2XlzOcRI13I6vQ1ebB+/9u OIVZA3av2XUsgKqXKqNuMFCK2Thl/jJj24yLi/yF++UXQYHi2/gVWorYO/02Bfm7whuu GXRtlIOHVvyeRR2V43/WhhE+MPEMv3XzBKj+aMUWkGNm9H4ODHBShaVWdF57Q50h8cDW tF+jQPZ++EoVXdu2eaIB0Z2dw4sXVGt/4L3D7c5/Ga02wzAoyH/WWz1ll/D3mwFtdvac /92NdYiR59K7n4Y1PztUqI+pnpAopa7B0RK0JdjxEyJqvf9dcyrvdY+yVHcq9JGZxSYt VFKA==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=h46WvgPO; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-211342-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-211342-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [147.75.48.161]) by mx.google.com with ESMTPS id 41be03b00d2f7-6e52bd41301si8743308a12.466.2024.06.12.03.32.03 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Jun 2024 03:32:04 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-211342-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=h46WvgPO; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-211342-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-211342-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 683C0B247E7 for ; Wed, 12 Jun 2024 10:20:29 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 6F61916F0C1; Wed, 12 Jun 2024 10:20:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="h46WvgPO" Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 093D836B17; Wed, 12 Jun 2024 10:19:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.248 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718187600; cv=none; b=fqnqms5vD3fJFHqUb5XG8+V4Cg/+KzHcssu58E8Wp/EHs3asBXPGYz4vAyfIy+43NLdxI2hTbcmndf3L34nGmR6ODkkbqdNBW9uBusp2rBCcKsDXjxetvnKL/5CQhYwPGwtBKF1aWTnGaPRB8iAbLRRGO6uFyXrPuegZOfpMM/k= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718187600; c=relaxed/simple; bh=tQpnE6Jpl5o6xrViC34nVjTYYdfSKXAALIsMajYxG7Q=; h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From: In-Reply-To:Content-Type; b=A7jDJLsfAXXjKYGBStwc9YcTbNh5LyIFCRB3MUZtUzFEH00yVtF8H8JHsAan4b941ekAIn78RBNPN6fJ6Gcn62LPPco9eH9A77B4oP3up0Tm+ZiAD/AXj9CH1by1wISsBnVUp7ZpoXcSmsKeCRpj5C8Wx4tT9ZUlLJZ8BW2iiBM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=h46WvgPO; arc=none smtp.client-ip=198.47.23.248 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 45CAJp7b015573; Wed, 12 Jun 2024 05:19:51 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1718187591; bh=JNs1l8+IwxXvd7kw039pXjFA0Ygz2v4ZLuzxy6QdndA=; h=Date:Subject:To:CC:References:From:In-Reply-To; b=h46WvgPOzbM7OPScfHJMCzIUTtka7PIJD94JNQUECFxsfCP3hb1CyYvdMjCERN1OZ ix+pFXgb1KX17tDRVM/ERvfJRIaDJV0jJHws1xRFUAYmfWiF+5z0xrjuNdK9mJou6j S8TDhZ2xCzXCMf5GjMbrup1UL6sPzY3sRj3if8cE= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 45CAJpVj015825 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 12 Jun 2024 05:19:51 -0500 Received: from DLEE100.ent.ti.com (157.170.170.30) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 12 Jun 2024 05:19:51 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DLEE100.ent.ti.com (157.170.170.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 12 Jun 2024 05:19:51 -0500 Received: from [172.24.227.94] (uda0132425.dhcp.ti.com [172.24.227.94]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 45CAJlqU038726; Wed, 12 Jun 2024 05:19:48 -0500 Message-ID: <629a95ac-3f40-412f-b983-312f434bfb2f@ti.com> Date: Wed, 12 Jun 2024 15:49:46 +0530 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2 0/4] Add overlays to disable optional hardware in k3-am6xx-phycore-som boards To: Nathan Morrisson , , , , , CC: , , , , References: <20240528225137.3629698-1-nmorrisson@phytec.com> <4ac40139-eda0-4f6a-8bbe-99110605f91e@ti.com> <5a773641-73a6-416e-8c52-eccc136f11ef@phytec.com> From: Vignesh Raghavendra Content-Language: en-US In-Reply-To: <5a773641-73a6-416e-8c52-eccc136f11ef@phytec.com> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 On 05/06/24 04:45, Nathan Morrisson wrote: > Hi Vignesh, > > On 6/3/24 10:41 AM, Vignesh Raghavendra wrote: >> Hi Nathan, >> >> On 29/05/24 04:21, Nathan Morrisson wrote: >>> Add three overlays to disable the eth phy, rtc, and spi nor. These >>> overlays will be used to disable device tree nodes for components >>> that are optionally not populated. >>> >>> v2: >>>    - Add build time tests in makefile >>> >>> Nathan Morrisson (4): >>>    arm64: dts: ti: k3-am64-phycore-som: Add serial_flash label >> >>>    arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disable eth phy >>>    arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disable rtc >>>    arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disabl spi nor >>> >>>   arch/arm64/boot/dts/ti/Makefile               | 17 +++++++++++++++++ >>>   .../boot/dts/ti/k3-am64-phycore-som.dtsi      |  2 +- >>>   .../ti/k3-am6xx-phycore-disable-eth-phy.dtso  | 19 +++++++++++++++++++ >>>   .../dts/ti/k3-am6xx-phycore-disable-rtc.dtso  | 15 +++++++++++++++ >>>   .../ti/k3-am6xx-phycore-disable-spi-nor.dtso  | 15 +++++++++++++++ >>>   5 files changed, 67 insertions(+), 1 deletion(-) >>>   create mode 100644 >>> arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-eth-phy.dtso >>>   create mode 100644 >>> arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso >>>   create mode 100644 >>> arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso >>> >> I am not sure if this a common practice to have overlays to disable >> missing components (at least I dont see such dtso in kernel). I would >> like to see an what DT maintainers feel as such dtsos can explode in >> numbers. >> >> Is this something that U-Boot can detect and fix up for the Linux DT? > We have an EEPROM on our board with information on what is populated on > that particular board. We will apply these overlays based on that EEPROM > data. Typical usage of overlay is to keep the minimum in baseboard and enable optional components in the overlay. But it would also depend on whats information is present in the EEPROM. Could you provide bit more color on whats in EEPROM and how each overlay would be applied? Please add the same to commit message and respin. >> >> Unpopulated SPI flash and RTC should ideally not be an issue as drivers >> would gracefully fail albeit with some sort of error msg. >> Not so sure about Eth PHYs though. >> >> Also, Are these dtso's mutually exclusive? ie can SoM have SPI flash but >> not RTC, have RTC and SPI Flash but no ETH PHY? > > They are not mutually exclusive, you could have any combination of > overlays applied. > > > Regards, > > Nathan > >> -- Regards Vignesh