Received-SPF: pass (google.com: domain of linux-kernel+bounces-213877-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1;
From: Frank Li <Frank.Li@nxp.com>
Date: Thu, 13 Jun 2024 15:00:38 -0400
Subject: [PATCH v2 2/3] spi: dt-bindings: fsl-dspi: Convert to yaml format
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240613-ls_qspi-v2-2-b288f6f5b736@nxp.com>
References: <20240613-ls_qspi-v2-0-b288f6f5b736@nxp.com>
In-Reply-To: <20240613-ls_qspi-v2-0-b288f6f5b736@nxp.com>
To: Vladimir Oltean <olteanv@gmail.com>, Mark Brown <broonie@kernel.org>, 
 Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>
Cc: linux-spi@vger.kernel.org, linux-kernel@vger.kernel.org, 
 devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, 
 imx@lists.linux.dev, Frank Li <Frank.Li@nxp.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?QWJSbHl5cXdOWGswWGhGWC9YdnJQbGVHV3RZMjV5WDFLZVIxMkNyaXpzNk1H?=
 =?utf-8?B?MWxQQnFDLy9Ia3g1TEFYMGpYcW1NanltdHp0bThmVU9EanQ2d1IrMDBqU3dy?=
 =?utf-8?B?WnZSUTVPNWxBVzVkRUM2U1RaLzNOSjhGQ1RQcWpzdkM2Z3JJZ1JlZlo4Q25Z?=
 =?utf-8?B?d1NHbFhoeFhCbHZxeVJhalpueE1hbXQwNEJhVkVSSkhSNG9lSHJjbXN3RG9O?=
 =?utf-8?B?dUFQeFdLMXl1S0I2NlBMU0dIVjN1dThLOSttaSs1VjA2bGdYSVplVm9FaTNI?=
 =?utf-8?B?UElySjhyWkp5a1ZTU3YyVHpOT0o4aXpyWGo3bmErTWE4bXoxRUhBdE1NeGNM?=
 =?utf-8?B?M3Y4WjVZRzhVSm14TDZCOUcybUphVnVMUlpEamp0bUpFV0FnemFkUU53Ymt4?=
 =?utf-8?B?dzRCT2dSbzM4TzRrdTBNRkF3eVlrdVQ3aTZwNzJiS2RzcUVmYlVRWEF6cUdD?=
 =?utf-8?B?OXJrRFlXUVp4K2JmYmZ3and3TXlCUkRhZWNzdVljVEh3WHkvK3Y2Q29yZWUx?=
 =?utf-8?B?ajJ6RFF2ajV6SHBWNnRLVFhHeEdaRlBkdkMvNXBIdWxrR0hIUjliMTlRQVdC?=
 =?utf-8?B?K3ZKSitxMnU3b2hIblBkaHk2S0YyRlpzZC9KUm1ydjhyUEtXWUowUlJ3bWZY?=
 =?utf-8?B?SnAydTJEZzUxME5vMStmaUdYazBOM0QyNWhGckNJOTJOZ0ZwTU5HdmQyNjh6?=
 =?utf-8?B?N0Qwa0F0cjNxRVY5V3RlSzh6emtkRkFPVEtvTVBMVWhTVVc5eC83Y24wQUdE?=
 =?utf-8?B?NFp3WmRtYlUrOVdBTkdjK01zd2FmNEdVVmo5M0E4N0pmMEhYbHdGSkF5cTV3?=
 =?utf-8?B?VURYQzdFSjVwOFY1TnVEa01tWmcwN0d2dHBHSEptZlZ5MWNMQndxNVZvSDlG?=
 =?utf-8?B?UHNDaHQwMEhsN3RNS0l2M1lnS1hNMEozOUlmOC9UZ0ZCRUZuV08ycjBRT3pz?=
 =?utf-8?B?UUk3Nllacm5JdFJnLyt6cml1bCs0eGtzYW03TVJVTW1zLzYrdmgzQ2szSVZE?=
 =?utf-8?B?US9GTTY5azlHR2FzWEpkbUlTNlpYa0dZd1BIWUtxWGhDWjZqQ3luRWg2SlQ4?=
 =?utf-8?B?WjFJU2U4bTdIamUvb09ZNGJJL0hnQklaYU1TVUw3MytwWDVzUzFqQWNOdVky?=
 =?utf-8?B?QXVKcHlJT0I3Zjc3Uk9PV25QanhUTVExZE91YmVWTjZOck1vWUk0NXNxQzBW?=
 =?utf-8?B?Sk8wUkxWTDNDZkNrOWJPSnJsdlVDVzNaekJDYWpod1dQVmViT0ppVnEvL0Z0?=
 =?utf-8?B?MFpHWWdhZVJob2pueUFTQmhaQ1JRa1ZPYVREVFpxL2pvdEYvTGNDd3dab0Zw?=
 =?utf-8?B?VE85U0NPY0lUbnFMcVBadGNPSXpQUVNWUXp0bVdUTXpqNWJmY2x6ZXk1NFN6?=
 =?utf-8?B?WURmb1FxVllYeFRaMCs2QXRhYjNqbjVOM0VONXRyV0ZSbm9DY0JiTXhQNGNt?=
 =?utf-8?B?ek9wdDlZcElmcVJDZTk5TE42QVBtcytRZ1dLVUppMkJmajVpNmd0cDFFQVAz?=
 =?utf-8?B?VVM5L3VZYzJhTnBQbGVSdlhNQ1BHRlJWVmNuK0Z1bG9JTkpZeXpPNThtdkxU?=
 =?utf-8?B?RFZKUFl5SzhBMndycnJoeVMrL2dWWm5sTkd1ZmQyRWVHeXdMZ2RHNTZHdWVB?=
 =?utf-8?B?NFhmSnRoTVZZdWlCZ3EyOHdraTJCTGRpWVBIL3BWVHdQQ3ZTMWRKbW95VVdh?=
 =?utf-8?B?bnp1U04wU0xtRFF3VTJFLzc2aTJ0TEpjTTlCUzJ3djJscGhrcDJnQkZJNUsy?=
 =?utf-8?B?dlBJZTFoWEJoVGhVWVJkdTI2NWhPdm5kNjMyTGlzVEVxNjZjNUNZREFKb2cx?=
 =?utf-8?B?N04yMUw5VXpvQmlyV1NuSUJlVWVNVXRKRHdiaUVqVGYrN2tBTnQ2L3BkVVNh?=
 =?utf-8?B?bmNuaHJMSTJsM2dTanM2NTVRdUhkRTJDRHl4L1M0VWV3T3p3a2dnaUxWYUg2?=
 =?utf-8?B?SU1xM2JTS09Ib0hjSUxiTlRVZG44VTh1YUJHcXlGdFB5dTMvSHAzTXZvSjhP?=
 =?utf-8?B?aXpEbmEvYk9PV2pRbEtpUGkrVExlUDZ0cDd6UVpTMWRTOUM3by9ZSzBkQzNt?=
 =?utf-8?B?RDFwTlErMWxzempsdlRmbGhnMVExU0ErZDV4c1JJQ0dlSzc2eWh1TCtLV1FC?=
 =?utf-8?Q?NVok=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: c495db6f-a249-4eed-e750-08dc8bdb294e
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Jun 2024 19:00:58.7879
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: v0RuBXYbleNgIPo2ujgu2KdE+MhyaFnNz2nblgj1rwB/1j34Wlk23GO1vn1GLeiioSzkgxTFblPRie0tGeQXcw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS1PR04MB9384

Convert dt-binding spi-fsl-dspi.txt to yaml format.

Addtional changes during convert:
- compatible string "fsl,ls1028a-dspi" can be followed by
fsl,ls1021a-v1.0-dspi.
- Change "dspi0@4002c000" to "spi@4002c000" in example.
- Reorder properties in example.
- Use GIC include in example.
- Remove fsl,spi-cs-sck-delay and fsl,spi-sck-cs-delay by use common SPI
property.
- Use compatible string 'jedec,spi-nor' in example.

Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 .../devicetree/bindings/spi/fsl,dspi.yaml          | 115 +++++++++++++++++++++
 .../devicetree/bindings/spi/spi-fsl-dspi.txt       |  65 ------------
 2 files changed, 115 insertions(+), 65 deletions(-)

diff --git a/Documentation/devicetree/bindings/spi/fsl,dspi.yaml b/Documentation/devicetree/bindings/spi/fsl,dspi.yaml
new file mode 100644
index 0000000000000..924ba19aea017
--- /dev/null
+++ b/Documentation/devicetree/bindings/spi/fsl,dspi.yaml
@@ -0,0 +1,115 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/spi/fsl,dspi.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: ARM Freescale DSPI controller
+
+maintainers:
+  - Frank Li <Frank.Li@nxp.com>
+
+properties:
+  compatible:
+    oneOf:
+      - enum:
+          - fsl,vf610-dspi
+          - fsl,ls1021a-v1.0-dspi
+          - fsl,ls1012a-dspi
+          - fsl,ls1028a-dspi
+          - fsl,ls1043a-dspi
+          - fsl,ls1046a-dspi
+          - fsl,ls1088a-dspi
+          - fsl,ls2080a-dspi
+          - fsl,ls2085a-dspi
+          - fsl,lx2160a-dspi
+      - items:
+          - enum:
+              - fsl,ls1012a-dspi
+              - fsl,ls1028a-dspi
+              - fsl,ls1043a-dspi
+              - fsl,ls1046a-dspi
+              - fsl,ls1088a-dspi
+          - const: fsl,ls1021a-v1.0-dspi
+      - items:
+          - const: fsl,ls2080a-dspi
+          - const: fsl,ls2085a-dspi
+
+  reg:
+    maxItems: 1
+
+  interrupts:
+    maxItems: 1
+
+  clocks:
+    maxItems: 1
+
+  clock-names:
+    items:
+      - const: dspi
+
+  pinctrl-0: true
+
+  pinctrl-names:
+    items:
+      - const: default
+
+  spi-num-chipselects:
+    $ref: /schemas/types.yaml#/definitions/uint32
+    description: the number of the chipselect signals.
+
+  big-endian:
+    $ref: /schemas/types.yaml#/definitions/flag
+    description:
+      If present the dspi device's registers are implemented
+      in big endian mode.
+
+  bus-num:
+    $ref: /schemas/types.yaml#/definitions/uint32
+    description: the slave chip chipselect signal number.
+
+required:
+  - compatible
+  - reg
+  - clocks
+  - clock-names
+  - interrupts
+  - pinctrl-0
+  - pinctrl-names
+  - spi-num-chipselects
+
+allOf:
+  - $ref: spi-controller.yaml#
+
+unevaluatedProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/interrupt-controller/arm-gic.h>
+    #include <dt-bindings/clock/vf610-clock.h>
+
+    spi@4002c000 {
+        compatible = "fsl,vf610-dspi";
+        reg = <0x4002c000 0x1000>;
+        #address-cells = <1>;
+        #size-cells = <0>;
+        interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
+        clocks = <&clks VF610_CLK_DSPI0>;
+        clock-names = "dspi";
+        spi-num-chipselects = <5>;
+        bus-num = <0>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_dspi0_1>;
+        big-endian;
+
+        flash@0 {
+                compatible = "jedec,spi-nor";
+                reg = <0>;
+                spi-max-frequency = <16000000>;
+                spi-cpol;
+                spi-cpha;
+                spi-cs-setup-delay-ns = <100>;
+                spi-cs-hold-delay-ns = <50>;
+        };
+    };
+
diff --git a/Documentation/devicetree/bindings/spi/spi-fsl-dspi.txt b/Documentation/devicetree/bindings/spi/spi-fsl-dspi.txt
deleted file mode 100644
index 30a79da9c039d..0000000000000
--- a/Documentation/devicetree/bindings/spi/spi-fsl-dspi.txt
+++ /dev/null
@@ -1,65 +0,0 @@
-ARM Freescale DSPI controller
-
-Required properties:
-- compatible : must be one of:
-	"fsl,vf610-dspi",
-	"fsl,ls1021a-v1.0-dspi",
-	"fsl,ls1012a-dspi" (optionally followed by "fsl,ls1021a-v1.0-dspi"),
-	"fsl,ls1028a-dspi",
-	"fsl,ls1043a-dspi" (optionally followed by "fsl,ls1021a-v1.0-dspi"),
-	"fsl,ls1046a-dspi" (optionally followed by "fsl,ls1021a-v1.0-dspi"),
-	"fsl,ls1088a-dspi" (optionally followed by "fsl,ls1021a-v1.0-dspi"),
-	"fsl,ls2080a-dspi" (optionally followed by "fsl,ls2085a-dspi"),
-	"fsl,ls2085a-dspi",
-	"fsl,lx2160a-dspi",
-- reg : Offset and length of the register set for the device
-- interrupts : Should contain SPI controller interrupt
-- clocks: from common clock binding: handle to dspi clock.
-- clock-names: from common clock binding: Shall be "dspi".
-- pinctrl-0: pin control group to be used for this controller.
-- pinctrl-names: must contain a "default" entry.
-- spi-num-chipselects : the number of the chipselect signals.
-
-Optional property:
-- big-endian: If present the dspi device's registers are implemented
-  in big endian mode.
-- bus-num : the slave chip chipselect signal number.
-
-Optional SPI slave node properties:
-- fsl,spi-cs-sck-delay: a delay in nanoseconds between activating chip
-  select and the start of clock signal, at the start of a transfer.
-- fsl,spi-sck-cs-delay: a delay in nanoseconds between stopping the clock
-  signal and deactivating chip select, at the end of a transfer.
-
-Example:
-
-dspi0@4002c000 {
-	#address-cells = <1>;
-	#size-cells = <0>;
-	compatible = "fsl,vf610-dspi";
-	reg = <0x4002c000 0x1000>;
-	interrupts = <0 67 0x04>;
-	clocks = <&clks VF610_CLK_DSPI0>;
-	clock-names = "dspi";
-	spi-num-chipselects = <5>;
-	bus-num = <0>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_dspi0_1>;
-	big-endian;
-
-	sflash: at26df081a@0 {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "atmel,at26df081a";
-		spi-max-frequency = <16000000>;
-		spi-cpol;
-		spi-cpha;
-		reg = <0>;
-		linux,modalias = "m25p80";
-		modal = "at26df081a";
-		fsl,spi-cs-sck-delay = <100>;
-		fsl,spi-sck-cs-delay = <50>;
-	};
-};
-
-

-- 
2.34.1