Received-SPF: pass (google.com: domain of linux-kernel+bounces-214089-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249;
From: Nathan Morrisson <nmorrisson@phytec.com>
To: nm@ti.com,
	vigneshr@ti.com,
	kristo@kernel.org,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org
Cc: linux-arm-kernel@lists.infradead.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	upstream@lists.phytec.de,
	w.egorov@phytec.de
Subject: [PATCH v3 3/4] arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disable rtc
Date: Thu, 13 Jun 2024 16:07:58 -0700
Message-Id: <20240613230759.1984966-4-nmorrisson@phytec.com>
In-Reply-To: <20240613230759.1984966-1-nmorrisson@phytec.com>
References: <20240613230759.1984966-1-nmorrisson@phytec.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?djVjB6hlHHc8sXPtjLzmGRpDSlN7tYS9N0g53mlBMSYUz9YkXuobPHfaf7Bg?=
 =?us-ascii?Q?dpN9sj3PzH6T6zto59RImuGaSB6wEmRbHQK9osusDOk9MMHl6QYZ5j1LbVFa?=
 =?us-ascii?Q?NOR+9E/f73E8C5SPaI5VkwduoZmTKEoTNo1w8hlCfJpeyF5pCFYGKryJ56Ev?=
 =?us-ascii?Q?1rJ3md1B2TjAeP/NqzOIUk3zWP3GvoFX0ag6wcbeDgwDgwxKR4qvs87Yjd3m?=
 =?us-ascii?Q?5O/HJMdiNbJf+p94rCUnkb/R+ilJ0e6odWU8k+miHAJJXnkpYsLJVgM+oOe7?=
 =?us-ascii?Q?uxLQUd3uY/I9MiROTwewITolt8O9DgChXqtzOQOWhSdloUfY5EtOqsPook1p?=
 =?us-ascii?Q?lEDDpASstSP6nUta0rjR7JQ546cKt4oQXj6B/MRC3lEoj1sr9KNh9+Enzj3Z?=
 =?us-ascii?Q?XqxBgGZz5P52gc6zOIJsFuep5otWPuG2jsHWCszA5IVTnchPj/o+C/PVKCj7?=
 =?us-ascii?Q?F1uaUvcmQIQv/7sGlucAIRsXewnX16FdcdSWV74MxAzdzKPaMry75LmTbYM4?=
 =?us-ascii?Q?HF7bAV6c+IReiQgb4ArnYXnjdnZZVlOuYCnQNH44yoT+/zEX0H77sZszjS0L?=
 =?us-ascii?Q?h7/LHord1fa8kVeU6pJaJ9v8teciRhOzDjEbjZlGa+Q/t4kfRpsRWgi2BHGn?=
 =?us-ascii?Q?YBtMi8oE93zMH9uV1g76Y3LqDuXmBp2wL/ceFM++uxd+CDPz8SESP3e/R86j?=
 =?us-ascii?Q?C1ehoLbw1zaCJ9sMQRpHw0WtHMhNL7N/q9+qH/6ZXtD76IIN9riX+sacEWLL?=
 =?us-ascii?Q?rSZRPaZ3jvzG/1fJTNg0zdbrBU6MUVUo3B5Vn8DDrq5FjvifxKiRlEt/KPYV?=
 =?us-ascii?Q?AAeSIQl4Eo3JA9FWProInaYKDGk/E173/LK+feaLpprvT2RpVFXxIHlLXDgs?=
 =?us-ascii?Q?G2BxI9rq/6eqm7TYiOHt/FciPJ6APARXbE0au/aFkFNkGfm5kLynayzdegfn?=
 =?us-ascii?Q?lJINa0++U5yB5CIwRGfx41pylvbUIOBXHz7zn6lwmkivCQM98q3LNfN3Ggz0?=
 =?us-ascii?Q?4q5bBYb+hU3Rh21nmKWxTQxwkTMciMxu4jdw21KWGmhLcLwC6zhbXuovkSjI?=
 =?us-ascii?Q?Vn2Nx+QhfQw7lIc4ZXDKY0vR7mrRf8YYyC3RULeEhOT5nkVarbWpGjdauTOR?=
 =?us-ascii?Q?NVNVIFt0eykc4Sj3XVcOZ+6evTi8XFWXtsNJByE3jGHKPWxQwUgndCRXnTXs?=
 =?us-ascii?Q?XgjGkA9g/cPYmEDDFtjjfY43oc4B62/ZteA5U93W73SjeZCUYJLnnG8wwCk8?=
 =?us-ascii?Q?HL4TDBGfEAHn24FDO4cO7lEGjgm/X/rhiWgQVecgHA/XdgV7Facw+YTVs080?=
 =?us-ascii?Q?iP99olEXUpfyRIK0BF2j7UWDAwts/Z6DsuLz4JiDHjoLVPZDnCULd+lzHrBZ?=
 =?us-ascii?Q?cLI+CS3MvLtBVeRMThPJDsm6UQhqmQQwWgfxDKrUnA88XS0BgBcCVMyOGRqY?=
 =?us-ascii?Q?XHlkj+FoSMVmk3k4hqpg4kVJVs5PtcAD8G6AVGrgI+lpY2qUAOaL6mS1znOg?=
 =?us-ascii?Q?a1gzz3hJl4clZ48dRJ/PhxDnCMh1x0q1g4XXcIx0bj3eIMMfa1y/pgzynu6J?=
 =?us-ascii?Q?jy2atLxoNtevwoa5qIl6+7ZUp+IWuDG8cHEVuDU9?=
X-OriginatorOrg: phytec.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 11df39fc-c156-4a96-133e-08dc8bfddff7
X-MS-Exchange-CrossTenant-AuthSource: SA1PR22MB5636.namprd22.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Jun 2024 23:09:28.1466
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 67bcab1a-5db0-4ee8-86f4-1533d0b4b5c7
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: Mk27geQSjhoMEHwD7Mho4eDBzDMYBAEYBwSqbC9gE4DVN7dkwFD2LeyYFdc6RvsVF2Gr/RZ68z5AT0lpsYWLBw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR22MB3423

Add an overlay to disable the rtc for all am6xx-phycore-som boards.
The EEPROM on am6xx-phycore-soms contains information about the
configuration of the SOM. The standard configuration of the SOM
has an rtc, but if no rtc is populated, the EEPROM will indicate that
change and we can use this overlay to cleanly disable the rtc.

Signed-off-by: Nathan Morrisson <nmorrisson@phytec.com>
---
v3:
  - Explain why we are adding the overlay in the commit message

v2:
  - Add build time tests in makefile

 arch/arm64/boot/dts/ti/Makefile                   |  5 +++++
 .../boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso | 15 +++++++++++++++
 2 files changed, 20 insertions(+)
 create mode 100644 arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso

diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile
index 320da5ea38e0..3d0e87a78e09 100644
--- a/arch/arm64/boot/dts/ti/Makefile
+++ b/arch/arm64/boot/dts/ti/Makefile
@@ -56,6 +56,7 @@ dtb-$(CONFIG_ARCH_K3) += k3-am64-tqma64xxl-mbax4xxl-wlan.dtbo
 
 # Common overlays for the phyCORE-AM6* family of boards
 dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-eth-phy.dtbo
+dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-rtc.dtbo
 
 # Boards with AM65x SoC
 k3-am654-gp-evm-dtbs := k3-am654-base-board.dtb \
@@ -112,6 +113,8 @@ k3-am625-beagleplay-csi2-tevi-ov5640-dtbs := k3-am625-beagleplay.dtb \
 	k3-am625-beagleplay-csi2-tevi-ov5640.dtbo
 k3-am625-phyboard-lyra-disable-eth-phy-dtbs := k3-am625-phyboard-lyra-rdk.dtb \
 	k3-am6xx-phycore-disable-eth-phy.dtbo
+k3-am625-phyboard-lyra-disable-rtc-dtbs := k3-am625-phyboard-lyra-rdk.dtb \
+	k3-am6xx-phycore-disable-rtc.dtbo
 k3-am625-phyboard-lyra-gpio-fan-dtbs := k3-am625-phyboard-lyra-rdk.dtb \
 	k3-am62x-phyboard-lyra-gpio-fan.dtbo
 k3-am625-sk-csi2-imx219-dtbs := k3-am625-sk.dtb \
@@ -139,6 +142,8 @@ k3-am642-evm-icssg1-dualemac-dtbs := \
 	k3-am642-evm.dtb k3-am642-evm-icssg1-dualemac.dtbo
 k3-am642-phyboard-electra-disable-eth-phy-dtbs := \
 	k3-am642-phyboard-electra-rdk.dtb k3-am6xx-phycore-disable-eth-phy.dtbo
+k3-am642-phyboard-electra-disable-rtc-dtbs := \
+	k3-am642-phyboard-electra-rdk.dtb k3-am6xx-phycore-disable-rtc.dtbo
 k3-am642-phyboard-electra-gpio-fan-dtbs := \
 	k3-am642-phyboard-electra-rdk.dtb k3-am642-phyboard-electra-gpio-fan.dtbo
 k3-am642-tqma64xxl-mbax4xxl-sdcard-dtbs := \
diff --git a/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso b/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso
new file mode 100644
index 000000000000..8b24191f5948
--- /dev/null
+++ b/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso
@@ -0,0 +1,15 @@
+// SPDX-License-Identifier: GPL-2.0-only OR MIT
+/*
+ * Copyright (C) 2023 PHYTEC America, LLC
+ * Author: Garrett Giordano <ggiordano@phytec.com>
+ *
+ * Copyright (C) 2024 PHYTEC America, LLC
+ * Author: Nathan Morrisson <nmorrisson@phytec.com>
+ */
+
+/dts-v1/;
+/plugin/;
+
+&i2c_som_rtc {
+	status = "disabled";
+};
-- 
2.25.1