Received-SPF: pass (google.com: domain of linux-kernel+bounces-214090-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223;
From: Nathan Morrisson <nmorrisson@phytec.com>
To: nm@ti.com,
	vigneshr@ti.com,
	kristo@kernel.org,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org
Cc: linux-arm-kernel@lists.infradead.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	upstream@lists.phytec.de,
	w.egorov@phytec.de
Subject: [PATCH v3 4/4] arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disable spi nor
Date: Thu, 13 Jun 2024 16:07:59 -0700
Message-Id: <20240613230759.1984966-5-nmorrisson@phytec.com>
In-Reply-To: <20240613230759.1984966-1-nmorrisson@phytec.com>
References: <20240613230759.1984966-1-nmorrisson@phytec.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?/xwsrjmEcMGu07GSbpVeA6u2YDtbCZ7ohHCJ/Nwl4XYqaqnUH8vlfaEPebcZ?=
 =?us-ascii?Q?d5rApZsqp77f5q9Pqj9KKDppZQOA9g2+nov6zjAVs/fyRuPBpQsytADlRo+J?=
 =?us-ascii?Q?JydwT93SFtJpm1t0rQTdsWuiBxpyToiaH2Zlg7Sa1Fu2UG3N4T6DB9wPtY6U?=
 =?us-ascii?Q?UiAgcs9ojVG3AGFcIcv/mTWFW2hQUrOW2MyVlfN8NfYf/7FE8Qd4Fnd34VDa?=
 =?us-ascii?Q?MuN6cb67cLsUNVBVMTFez93PH230gjdT01iAKatVk24X/e1vks/y3g7iN9vn?=
 =?us-ascii?Q?nG/7tiUuGAraUBr/RIuM8ugiQQCbdOss5KqgZsDXBkuvXd7PqeYCFdnX7zm3?=
 =?us-ascii?Q?DMjQQqgsSw2nNPyTsrzgN1IEn9zTxiBEHFHKpMA/LxRmFD62pjCuduhYoTx5?=
 =?us-ascii?Q?XQMmgKe6Y98+JmGKzhGTDLKtvdHUUxJ9XWh+dPOJ41L7gTPh3exYhbLTn3Fb?=
 =?us-ascii?Q?QGGnp0thJ83R0hMDsrQOdcNSJ3+iHJW+tK+iHXnxhphcB+RRuiCOmTVqbmzN?=
 =?us-ascii?Q?q//t0Cn+VWWKI9iUe9Wkwx5zgN0kuM53NFOy2A8arRVrCc6bgK+gMyli3jqx?=
 =?us-ascii?Q?UwA9SCUoioneZrWh/gkzhZKKaFFZq03j9b+NULDgGSegAjxB1tUASz9VZILK?=
 =?us-ascii?Q?Dv73seVlzhaWBu6QpaGetAG6p5WS1QGMtHHbvBSHahFWUDXTfHSWVsOhkuoA?=
 =?us-ascii?Q?SEYk4Ml8rgqN5wMkvwCZpo2S/5ucX5HcKgNCGfLBqeXkZeaqePM7KmIsoqJV?=
 =?us-ascii?Q?6+ZTV58elWmafdgA7LyyQwqXR70+ApS8kNFuwm4hYNzsvTNPBFSjSYU/p32C?=
 =?us-ascii?Q?EFyfl9Slyl6N/TLc7b+OLjefWC90R9mbwuQPsriEvJPDL5KwHPLikhP+BZSt?=
 =?us-ascii?Q?zNuYj78+eooeE2LsmDfbC3KtEbnoaQGZsIyqDuMwp6q9xxKaqE2Yi/kf0BGM?=
 =?us-ascii?Q?gD3g7WB8Qy4WZVoNlIR5Jsf8Fp53SZWoVx3G7JfPK2V5m2YTfvvFd8cdWIYG?=
 =?us-ascii?Q?7F5APbOJUTEKbMJF7qHIJCQvsgzcpxoqttCxMaWXCwc0f8Sk4BMCxEnJfVfq?=
 =?us-ascii?Q?D+N3HSGArYtT+bjo6paJzFRveSF3dAeZVuPEKbjg4c7NLSIoWRndWlAbVs94?=
 =?us-ascii?Q?GQQy+E030h9VwyeBZc6rLUSimFuTnRp9Bx4z3gvxmzjQ4BwcCURvR8nTvkNC?=
 =?us-ascii?Q?9Xq6TmvLBL7Gv3CkcgxFI1bCAX1WMoNzjqa8823Y0FoI1Xx8c3tyEuJjq5cx?=
 =?us-ascii?Q?yH97muRNEtD31zfdBhz5T8Js3nTai7Isbsqte7VeLEcsb29nONDJ46vegFAo?=
 =?us-ascii?Q?1UG0JzE5rB3/zIVvLnh66liUH84Ci0bXeTSfAHIFrPTcsfmDd1pB3dMup0d8?=
 =?us-ascii?Q?exbaOSZ1aBZ+Yo1HTPcLLs4IN9LijQZnVEvIRBeSx9DCYxdwm9UQxPlWrp3Z?=
 =?us-ascii?Q?kpCG/hRpGbE8Jaku80F4xmjpSTfL3mTILODBy2VMvD/RORAFQFvT9g3OuOlN?=
 =?us-ascii?Q?iRhH73E711crP0L7q5pQLydc180A/CPfW7PPvVQSOkNXPfm/cyjke/p1Tdu1?=
 =?us-ascii?Q?4jqmVPbI8DylSALMScmE1MV1bHatZnIAz6Xyj7OI?=
X-OriginatorOrg: phytec.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 0ebdadaf-841a-40ad-4932-08dc8bfde0d7
X-MS-Exchange-CrossTenant-AuthSource: SA1PR22MB5636.namprd22.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Jun 2024 23:09:29.5991
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 67bcab1a-5db0-4ee8-86f4-1533d0b4b5c7
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: BU+3A9DJumzNZyJN04w7fkb6iO659o2n1fmBvAcOML/22m6RYnnEe3uHsUEKMCTVA/Z/fKqaqlNVR+vf+R43kw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR22MB3423

Add an overlay to disable the spi nor for all am6xx-phycore-som
boards.
The EEPROM on am6xx-phycore-soms contains information about the
configuration of the SOM. The standard configuration of the SOM
has an ospi nor, but if no nor is populated, the EEPROM will indicate
that change and we can use this overlay to cleanly disable the
spi nor.

Signed-off-by: Nathan Morrisson <nmorrisson@phytec.com>
---
v3:
  - Explain why we are adding the overlay in the commit message

v2:
  - Add build time tests in makefile

 arch/arm64/boot/dts/ti/Makefile                   |  5 +++++
 .../dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso  | 15 +++++++++++++++
 2 files changed, 20 insertions(+)
 create mode 100644 arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso

diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile
index 3d0e87a78e09..8d8fc8bfaf7e 100644
--- a/arch/arm64/boot/dts/ti/Makefile
+++ b/arch/arm64/boot/dts/ti/Makefile
@@ -57,6 +57,7 @@ dtb-$(CONFIG_ARCH_K3) += k3-am64-tqma64xxl-mbax4xxl-wlan.dtbo
 # Common overlays for the phyCORE-AM6* family of boards
 dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-eth-phy.dtbo
 dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-rtc.dtbo
+dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-spi-nor.dtbo
 
 # Boards with AM65x SoC
 k3-am654-gp-evm-dtbs := k3-am654-base-board.dtb \
@@ -115,6 +116,8 @@ k3-am625-phyboard-lyra-disable-eth-phy-dtbs := k3-am625-phyboard-lyra-rdk.dtb \
 	k3-am6xx-phycore-disable-eth-phy.dtbo
 k3-am625-phyboard-lyra-disable-rtc-dtbs := k3-am625-phyboard-lyra-rdk.dtb \
 	k3-am6xx-phycore-disable-rtc.dtbo
+k3-am625-phyboard-lyra-disable-spi-nor-dtbs := k3-am625-phyboard-lyra-rdk.dtb \
+	k3-am6xx-phycore-disable-spi-nor.dtbo
 k3-am625-phyboard-lyra-gpio-fan-dtbs := k3-am625-phyboard-lyra-rdk.dtb \
 	k3-am62x-phyboard-lyra-gpio-fan.dtbo
 k3-am625-sk-csi2-imx219-dtbs := k3-am625-sk.dtb \
@@ -144,6 +147,8 @@ k3-am642-phyboard-electra-disable-eth-phy-dtbs := \
 	k3-am642-phyboard-electra-rdk.dtb k3-am6xx-phycore-disable-eth-phy.dtbo
 k3-am642-phyboard-electra-disable-rtc-dtbs := \
 	k3-am642-phyboard-electra-rdk.dtb k3-am6xx-phycore-disable-rtc.dtbo
+k3-am642-phyboard-electra-disable-spi-nor-dtbs := \
+	k3-am642-phyboard-electra-rdk.dtb k3-am6xx-phycore-disable-spi-nor.dtbo
 k3-am642-phyboard-electra-gpio-fan-dtbs := \
 	k3-am642-phyboard-electra-rdk.dtb k3-am642-phyboard-electra-gpio-fan.dtbo
 k3-am642-tqma64xxl-mbax4xxl-sdcard-dtbs := \
diff --git a/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso b/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso
new file mode 100644
index 000000000000..cc0cf269b6e4
--- /dev/null
+++ b/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso
@@ -0,0 +1,15 @@
+// SPDX-License-Identifier: GPL-2.0-only OR MIT
+/*
+ * Copyright (C) 2023 PHYTEC America, LLC
+ * Author: Garrett Giordano <ggiordano@phytec.com>
+ *
+ * Copyright (C) 2024 PHYTEC America, LLC
+ * Author: Nathan Morrisson <nmorrisson@phytec.com>
+ */
+
+/dts-v1/;
+/plugin/;
+
+&serial_flash {
+	status = "disabled";
+};
-- 
2.25.1