Received-SPF: pass (google.com: domain of linux-kernel+bounces-215111-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3;
From: Frank Li <Frank.Li@nxp.com>
Date: Fri, 14 Jun 2024 11:06:26 -0400
Subject: [PATCH v3 2/9] arm64: dts: imx8qm: add lvds subsystem
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240614-imx8qm-dts-usb-v3-2-8ecc30678e1c@nxp.com>
References: <20240614-imx8qm-dts-usb-v3-0-8ecc30678e1c@nxp.com>
In-Reply-To: <20240614-imx8qm-dts-usb-v3-0-8ecc30678e1c@nxp.com>
To: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>, Dong Aisheng <aisheng.dong@nxp.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 Frank Li <Frank.Li@nxp.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?OWo4a1BHaXlxdzdKS1FNNGNGcjNzZkVKYUkrc0pxdFpKdkxzdjdBdlRrNWd4?=
 =?utf-8?B?OGdIVkNkUHZkTnRURUdKL2k1NFo3QkQ4YmVoR1RGZzR5TmpBazJ1YXF1WWs0?=
 =?utf-8?B?bnA3ZE0zWGZaWXR4NDEySXcrNWRmU3NSUXZBaGwwaUxDdkxxWWhyL2h3OGJk?=
 =?utf-8?B?S3FvNENzWmVCb2ZhWFpuVlYzL1ZPYk0rVkUrMnRBa0ZucG9wS25zMUZnbkJQ?=
 =?utf-8?B?NndNeFc2WDRjS1d3cXZhbTBnOHA5d2xyRXdmOG40UDArM1VKVjdOYUFjRGdU?=
 =?utf-8?B?anREcDdGQW1UbGJPWnphOWhhSHg5RHc4VkJSNHB1TzA0aUJaNElFUEpqQkpr?=
 =?utf-8?B?L1lKOGF1SVNzTnFhN09ycnFtQjlKTkFkb1o3M0wvWTczNnhnWlpqY1ZCcmdx?=
 =?utf-8?B?bDFmSW1XTHZDYjB0QWdqemtQRzNybGpZZjJrY1c3NXlXRkI2TUpLYStvRHdO?=
 =?utf-8?B?NXdocDZacXFMQ0VOa3NkQm9IY3Q1RGFrNThwL21xNDBTQ3RDZ1g0eTFtbFdX?=
 =?utf-8?B?RGNFUzlmQmZMUWx1Q2E0cTA3b3RHMnB2THZoeXJEM1hqLzdXZUpjU1JBeVRl?=
 =?utf-8?B?aUo5NiszYTJFWng0UTNrZlJvcks0QlpLeGlWT0svbWMwU0ZGZTRaWUV1cjJr?=
 =?utf-8?B?UUJVUVhueTJCZjhkbU9XZ1RjNHUwbTJGc0RORldNUldGeG4zRUpYSVBXQ2c2?=
 =?utf-8?B?Wkc1R05VSUQwMFB5SS8xUk1BQmlFMEZJM3R0UDdFS0s2clpmVFVTRlVCa0hq?=
 =?utf-8?B?Tk1DL0w3U2pURmJycGpEd2JMb3lnTzBCZFV3dFVNVllJYlVVVDJZQ3dNNUxG?=
 =?utf-8?B?R0VrU1J2MktoZzJjT1g4YmFrdFRWbDhON2MrWVorRmM3SzBySk1SeUwxSTh2?=
 =?utf-8?B?UmF6M1p0VlEyNTVwMXhBbWtubUh0K3IwRkU1RlhUZTNnamV3OEJjL3ZXaXBk?=
 =?utf-8?B?OXB2NFdqMGdMdk8ybS96NElGbjl3akthQnFINHhFQlN6VVRzMGlEYVBabFNI?=
 =?utf-8?B?eHp6S29KbkFtZ3BtQVIvMjh4QjNJdVRITnRwb1JZQjcvT3JGTkFpVWFzQmdp?=
 =?utf-8?B?L201a0VYK1JnYUNwd1I4VXdBZHZObGY0bXJ0WW9RSkVrblhUYzRaQzBUUHdM?=
 =?utf-8?B?Q3NmV1RpbmtDOTlTMERCUk15YXlBVVBrK04ydVVWWDlwQmJZL1gzdFI5Q3VU?=
 =?utf-8?B?V2kyS3F6a0N1cGxFc2I2UmZCYjZxbGg2aUhGek1jcUlFbk5YQ2wzS2ZZNlRs?=
 =?utf-8?B?UGlQbm96bnZGSXVUNDlURlM4WVh6dytka2szMWhSWWgxM3RjKzVWeHUwSGFh?=
 =?utf-8?B?RElSdmszMFF2S05lbnNaNGFqcGRXMERSKzIxOFdaQWFRK2lOTklscnhzV3RP?=
 =?utf-8?B?NXZucG45WWkxZmpldm1JQTl4Q1VVVnhNT1JDcjZUTTBYS25zbjVSNDZCYStJ?=
 =?utf-8?B?L2FDRlVVWXNOOTFsSTB4SEFtcDI2cDBpTlNTNVlMWXJiOWNNUTdTeit6QUNQ?=
 =?utf-8?B?dkc4V1FmenZBMnFMUS9kWkNmNkh1cHY4cmpkR05KZDJnRExDaEpPaTJTNWZm?=
 =?utf-8?B?VUhBZ2w4aUs5bXNBem9nc21lVU4reFNCdFJjVWRxL2VkdHlGREJLSmk3OEZX?=
 =?utf-8?B?N2VLd1kwc3pZVnh1N1BzZjNQQTlkNkJiY1JUQnE4UHVINWMrYnA1K1Jsam1a?=
 =?utf-8?B?UW1LTlRXcXlZVkxQZzZ2K0tVb2xtbFY5VmlxSi82YmROM1hqY09QQ3BrL3RH?=
 =?utf-8?B?WVhBNG1rNlhsOFV5RENIdXhpUDlTSWhULytUQU1tZ2ZjVlZkRGFFemRCY29F?=
 =?utf-8?B?UkRuK3pEVEhtR0ptZ044bVE5V0VYd3F2WVBlNXBTbWp4ME9iYjZyNXFCOFRC?=
 =?utf-8?B?ekhRL0ZleDBmK3JMUEsvTFFpdDZkSlA1SzZKcmZYU1ZkcXRpbTYrZm0vc1E3?=
 =?utf-8?B?Mmg0SWxPQ3R3OGE5K1oxZVlXcmdyamxlR3ZlWXN2dTU3NDY0eWl1cjJFR05n?=
 =?utf-8?B?S2x1ekVoUlFDZG9uVVJGbnJidW1oUU9JcDZqSUVwYzJObHFzUUhtSURVM1lP?=
 =?utf-8?B?L05rd2pBZUxJV3dQNWp6ZE1RdHUvSGJsdTdwMjJmaHpGWVA1eU9JSmtEVmJY?=
 =?utf-8?Q?KmwUowSYEbdX/lRmw5H+WVmB5?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 4ce8d393-72a4-4c9c-4e74-08dc8c83a0aa
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 14 Jun 2024 15:06:54.4729
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: rF7Wl/FN6qV7yCHWyojGA4Bqp8bgl/yzn+3IoyMLG5rAxNmrf9HEaVF+n1oXAV1c5hJ2diBlD55RZyGlCwTyAQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB8215

Add irqsteer, pwm and i2c in lvds subsystem.

Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8qm-ss-lvds.dtsi | 77 +++++++++++++++++++++++
 arch/arm64/boot/dts/freescale/imx8qm.dtsi         | 10 +++
 2 files changed, 87 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8qm-ss-lvds.dtsi b/arch/arm64/boot/dts/freescale/imx8qm-ss-lvds.dtsi
new file mode 100644
index 0000000000000..1da3934847057
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8qm-ss-lvds.dtsi
@@ -0,0 +1,77 @@
+// SPDX-License-Identifier: GPL-2.0+
+
+/*
+ * Copyright 2024 NXP
+ */
+
+&qm_lvds0_lis_lpcg {
+	clocks = <&lvds_ipg_clk>;
+	clock-indices = <IMX_LPCG_CLK_4>;
+};
+
+&qm_lvds0_pwm_lpcg {
+	clocks = <&clk IMX_SC_R_LVDS_0_PWM_0 IMX_SC_PM_CLK_PER>,
+		 <&lvds_ipg_clk>;
+	clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+};
+
+&qm_lvds0_i2c0_lpcg {
+	clocks = <&clk IMX_SC_R_LVDS_0_I2C_0 IMX_SC_PM_CLK_PER>,
+		 <&lvds_ipg_clk>;
+	clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+};
+
+&qm_pwm_lvds0 {
+	clocks = <&qm_lvds0_pwm_lpcg IMX_LPCG_CLK_4>,
+		 <&qm_lvds0_pwm_lpcg IMX_LPCG_CLK_0>;
+};
+
+&qm_i2c0_lvds0 {
+	clocks = <&qm_lvds0_i2c0_lpcg IMX_LPCG_CLK_0>,
+		 <&qm_lvds0_i2c0_lpcg IMX_LPCG_CLK_4>;
+};
+
+&lvds0_subsys {
+	interrupt-parent = <&irqsteer_lvds0>;
+
+	irqsteer_lvds0: interrupt-controller@56240000 {
+		compatible = "fsl,imx8qm-irqsteer", "fsl,imx-irqsteer";
+		reg = <0x56240000 0x1000>;
+		interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-controller;
+		interrupt-parent = <&gic>;
+		#interrupt-cells = <1>;
+		clocks = <&qm_lvds0_lis_lpcg IMX_LPCG_CLK_4>;
+		clock-names = "ipg";
+		power-domains = <&pd IMX_SC_R_LVDS_0>;
+
+		fsl,channel = <0>;
+		fsl,num-irqs = <32>;
+	};
+
+	lvds0_i2c1_lpcg: clock-controller@56243014 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x56243014 0x4>;
+		#clock-cells = <1>;
+		clocks = <&clk IMX_SC_R_LVDS_0_I2C_0 IMX_SC_PM_CLK_PER>,
+			 <&lvds_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+		clock-output-names = "lvds0_i2c1_lpcg_clk",
+				     "lvds0_i2c1_lpcg_ipg_clk";
+		power-domains = <&pd IMX_SC_R_LVDS_0_I2C_0>;
+	};
+
+	i2c1_lvds0: i2c@56247000 {
+		compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
+		reg = <0x56247000 0x1000>;
+		interrupts = <9>;
+		clocks = <&lvds0_i2c1_lpcg IMX_LPCG_CLK_0>,
+			 <&lvds0_i2c1_lpcg IMX_LPCG_CLK_4>;
+		clock-names = "per", "ipg";
+		assigned-clocks = <&clk IMX_SC_R_LVDS_0_I2C_0 IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd IMX_SC_R_LVDS_0_I2C_0>;
+		status = "disabled";
+	};
+};
+
diff --git a/arch/arm64/boot/dts/freescale/imx8qm.dtsi b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
index 61986e0639e53..1e8511e8d8577 100644
--- a/arch/arm64/boot/dts/freescale/imx8qm.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
@@ -560,11 +560,20 @@ clk_spdif1_rx: clock-spdif1-rx {
 		clock-output-names = "spdif1_rx";
 	};
 
+	lvds_ipg_clk: clock-controller-lvds-ipg {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <24000000>;
+		clock-output-names = "lvds0_ipg_clk";
+	};
+
 	/* sorted in register address */
 	#include "imx8-ss-cm41.dtsi"
 	#include "imx8-ss-audio.dtsi"
 	#include "imx8-ss-vpu.dtsi"
 	#include "imx8-ss-gpu0.dtsi"
+	#include "imx8-ss-lvds0.dtsi"
+	#include "imx8-ss-lvds1.dtsi"
 	#include "imx8-ss-img.dtsi"
 	#include "imx8-ss-dma.dtsi"
 	#include "imx8-ss-conn.dtsi"
@@ -576,3 +585,4 @@ clk_spdif1_rx: clock-spdif1-rx {
 #include "imx8qm-ss-conn.dtsi"
 #include "imx8qm-ss-lsio.dtsi"
 #include "imx8qm-ss-audio.dtsi"
+#include "imx8qm-ss-lvds.dtsi"

-- 
2.34.1