Received-SPF: pass (google.com: domain of linux-kernel+bounces-215110-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99;
From: Frank Li <Frank.Li@nxp.com>
Date: Fri, 14 Jun 2024 11:06:25 -0400
Subject: [PATCH v3 1/9] arm64: dts: imx8: add basic lvds0 and lvds1
 subsystem
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240614-imx8qm-dts-usb-v3-1-8ecc30678e1c@nxp.com>
References: <20240614-imx8qm-dts-usb-v3-0-8ecc30678e1c@nxp.com>
In-Reply-To: <20240614-imx8qm-dts-usb-v3-0-8ecc30678e1c@nxp.com>
To: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>, Dong Aisheng <aisheng.dong@nxp.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 Frank Li <Frank.Li@nxp.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?SXNhenMwZ3NueEJyUzFZTHUyZkF1VG14dm9paVFFdjRsb2FidXZrZ0VkVkJ2?=
 =?utf-8?B?bDNRVUJxUE9xaTVWR1ZmSjY2QS9zMGp4WngxL1REdit0bUxxT0U4a1lhRDRD?=
 =?utf-8?B?Ty85RmlJckJyZVZpTEVmTndRNDhmWi81MVRHR3VlTzhZdmx6ZFZTSlp3TEZs?=
 =?utf-8?B?Q0dJdmF3dkxmaFg3dnRYbmtybi9OMTFCTGhRS09DYnR6TkxBT1lCeFlnSXE3?=
 =?utf-8?B?cGxCYm5VRlZoN1I3UU1SWjk4K0JtK3hJN3lRTmw5NEZ4MlQ0SVFkSmxUSFZj?=
 =?utf-8?B?Q0VwYmdxaWNBcS9LL0IyZlRadFNIdC9YVHNkbWNIbWdNNG1MaGdlNUFCZW9J?=
 =?utf-8?B?UEl6eFhjbDhXb1M5VVdUQlhvM1pLdlFnNEdMTXpDZVJBaXlhSUp4QWtsTHBq?=
 =?utf-8?B?TDQzRW1YYzdJSzdSNWZVKzE1M0hadTk4cUpydHFhK1ltWGlVbGJSTWlmclVH?=
 =?utf-8?B?QUI3T0EwczltdzkxZ2NFRkNrNnZQUWVBenlmU2VRUkJXZURCNHVQK3NpK2Mx?=
 =?utf-8?B?ekZTWnJQbU1CSCsreElxaUVVNGdCclhRSkJzcUFSeG5MaDBIZXJQYXVHMmd3?=
 =?utf-8?B?bkMzb01hSTc1dXRrZkh1YkVSWEdrMzZGcVdobzdBQzVVeHJaVzJMTGMvbUNW?=
 =?utf-8?B?azNzQzlKL2JjalFCSWJBUkQyaUxqK3YvUmpHZGdJZ0tDQkpPUXVxUmg0NW9C?=
 =?utf-8?B?WnRmODliREtoTkdoaFl0NEE0QjZLYkFyTDVOMFNCUWlGR1lhQnErelRVQktq?=
 =?utf-8?B?U2ZKWjljWEErNSs2YlFvbXc1cEt1S2VzT2h0aktpRkpuMmZWOVhhZUZQaTBx?=
 =?utf-8?B?NkxXSHo4cFlkTGF4ZFdYUzBNU3NyeG9ZdlJONFFjM0R0RVpFWnNrWGtpOWFx?=
 =?utf-8?B?RFBjWmZZb1oraDJKR1FkV3dMQmQrVWc5YktwRTI1M2p1cVpFRk85alNTZVdZ?=
 =?utf-8?B?b2h2UGEvMGpiWFdNVTdsV1U2TkE4Lzl6aUpwRUJFRjlBRThnT2JmZVk1QldT?=
 =?utf-8?B?eVFYV2tBUnozeG5TL3BTdzhyZWZrMUFUOEtYQWVRclJNbERJVDcwL2JSb09H?=
 =?utf-8?B?MGlJQmc5Z3IyY1l1NU8zTUxmazA3K0VoN0ozWmdvaGpZcm9TQ0pzZ2tyQ2Vj?=
 =?utf-8?B?bE14TGVmWGpxUVZnNUgwU2kxUU1zQ0lIcUxtaUxtVlpyVjhPOVRTakRKVnhu?=
 =?utf-8?B?UFRFVFpQVDk1eFhDWjlTSllpdktVZEJrY0lPUHNXOUVwL2hGK2hMZEFaQTc2?=
 =?utf-8?B?bkd1cExjd1NtNFBZemxYYTdYWVpkSGNzT2tVQVZBYWhRclVCKzAxN2NvRnBK?=
 =?utf-8?B?M3RRNWJNMUs5clhqNXNUMVlYc3ZjR09GNzlISVBuOThpclJtZlR5M3grYi8v?=
 =?utf-8?B?RlUrMkNhclRyeWVZQ1VzTGhGbm1zQUtOMFNINytoVEQ0Zk5KMS8yYWh3QThQ?=
 =?utf-8?B?NmFyR2RmdXRhYWpHVGFhaTF5bmhubWFQSU5oOUV3eWthQ21YUWxZR0lrUmxH?=
 =?utf-8?B?MTlCN2xsdWtzcmUrd1hMVjhNZWNScHhxSkRhcXF3STJIZlRMV0NWWGo5dG92?=
 =?utf-8?B?ZkE0emhGYVZ4YUl5RXVYTmo1UmZmYXJ4cjdHOURPbTlYYU9MYlNLd25lNFF0?=
 =?utf-8?B?T1hLZWVUQ2FmalpWMnJmeHhHc1gyM3hlMUd3QmtKWXZnS2Jnd1Y3MHlRT3pX?=
 =?utf-8?B?NExrcU9ZRGRMcWVhTjVwcW9BMWg3b29YaUNtQXBSRTVtZlVjZk1mOSs1cUdp?=
 =?utf-8?B?SWRpRFJMNjZIWThYZXcxdlhUNzFTYy9DRXEwZW1oWFFWVldXUVV0QTI4eUln?=
 =?utf-8?B?NXlwVjVUaWlONGdtTTBrQW9CVzFsVXNSQ3FmNUxkZCtpQWhGWkhzbEx5ZkNT?=
 =?utf-8?B?enB4RmNLcHFkbTFDenBSekkwNFYvaFozR2FCeW9uRVJPdGhkcmtteVpIRzVT?=
 =?utf-8?B?cTRpNURKZW80WkFXNFAvZnBVa1BJM1hqaUFJUkowVzRrVDNBVzVGb0YrSEdp?=
 =?utf-8?B?VHlNV0kxdndQb3lOU2c1ekRHdnFCUSt3MFM3VHBwNERXVXQwOFBRUzJwUmwz?=
 =?utf-8?B?ejNnbm1ZMFp6YzlVREdWMTJqL3I4ZVVoS0hCVWc1NnQ4a2J2dElyWURDZEo1?=
 =?utf-8?Q?rZLE=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 54290f6f-acdd-40ac-e1f7-08dc8c839eaf
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 14 Jun 2024 15:06:51.1733
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: KErKZP95hyZYVobBLWvayVRRRqUdB7WEQwzXRrqi6FK7m6XMUjGJjBRFla3At7y12sBsd2PXDNRR/lygHBGKNA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: GVXPR04MB10971

Add basic lvds0 and lvds1 subsystem for imx8qm an imx8qxp.

Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8-ss-lvds0.dtsi |  63 +++++++++++++
 arch/arm64/boot/dts/freescale/imx8-ss-lvds1.dtsi | 114 +++++++++++++++++++++++
 2 files changed, 177 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-lvds0.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-lvds0.dtsi
new file mode 100644
index 0000000000000..d00036204a8c2
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-lvds0.dtsi
@@ -0,0 +1,63 @@
+// SPDX-License-Identifier: GPL-2.0-only and MIT
+
+/*
+ * Copyright 2024 NXP
+ */
+
+lvds0_subsys: bus@56240000 {
+	compatible = "simple-bus";
+	#address-cells = <1>;
+	#size-cells = <1>;
+	ranges = <0x56240000 0x0 0x56240000 0x10000>;
+
+	qm_lvds0_lis_lpcg: qxp_mipi1_lis_lpcg: clock-controller@56243000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x56243000 0x4>;
+		#clock-cells = <1>;
+		clock-output-names = "mipi1_lis_lpcg_ipg_clk";
+		power-domains = <&pd IMX_SC_R_MIPI_1>;
+	};
+
+	qm_lvds0_pwm_lpcg: qxp_mipi1_pwm_lpcg: clock-controller@5624300c {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x5624300c 0x4>;
+		#clock-cells = <1>;
+		clock-output-names = "mipi1_pwm_lpcg_clk",
+				     "mipi1_pwm_lpcg_ipg_clk",
+				     "mipi1_pwm_lpcg_32k_clk";
+		power-domains = <&pd IMX_SC_R_MIPI_1_PWM_0>;
+	};
+
+	qm_lvds0_i2c0_lpcg: qxp_mipi1_i2c0_lpcg: clock-controller@56243010 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x56243010 0x4>;
+		#clock-cells = <1>;
+		clock-output-names = "mipi1_i2c0_lpcg_clk",
+				     "mipi1_i2c0_lpcg_ipg_clk";
+		power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>;
+	};
+
+	qm_pwm_lvds0: qxp_pwm_mipi_lvds1: pwm@56244000 {
+		compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm";
+		reg = <0x56244000 0x1000>;
+		clock-names = "ipg", "per";
+		assigned-clocks = <&clk IMX_SC_R_MIPI_1_PWM_0 IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		#pwm-cells = <3>;
+		power-domains = <&pd IMX_SC_R_MIPI_1_PWM_0>;
+		status = "disabled";
+	};
+
+	qm_i2c0_lvds0: qxp_i2c0_mipi_lvds1: i2c@56246000 {
+		compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
+		reg = <0x56246000 0x1000>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		interrupts = <8>;
+		clock-names = "per", "ipg";
+		assigned-clocks = <&clk IMX_SC_R_MIPI_1_I2C_0 IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd IMX_SC_R_MIPI_1_I2C_0>;
+		status = "disabled";
+	};
+};
diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-lvds1.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-lvds1.dtsi
new file mode 100644
index 0000000000000..12ae4f48e1e1c
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-lvds1.dtsi
@@ -0,0 +1,114 @@
+// SPDX-License-Identifier: GPL-2.0-only and MIT
+
+/*
+ * Copyright 2024 NXP
+ */
+
+lvds1_subsys: bus@57240000 {
+	compatible = "simple-bus";
+	interrupt-parent = <&irqsteer_lvds1>;
+	#address-cells = <1>;
+	#size-cells = <1>;
+	ranges = <0x57240000 0x0 0x57240000 0x10000>;
+
+	irqsteer_lvds1: interrupt-controller@57240000 {
+		compatible = "fsl,imx8qm-irqsteer", "fsl,imx-irqsteer";
+		reg = <0x57240000 0x1000>;
+		interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-controller;
+		interrupt-parent = <&gic>;
+		#interrupt-cells = <1>;
+		clocks = <&lvds1_lis_lpcg IMX_LPCG_CLK_4>;
+		clock-names = "ipg";
+		power-domains = <&pd IMX_SC_R_LVDS_1>;
+		fsl,channel = <0>;
+		fsl,num-irqs = <32>;
+	};
+
+	lvds1_lis_lpcg: clock-controller@57243000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x57243000 0x4>;
+		#clock-cells = <1>;
+		clocks = <&lvds_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_4>;
+		clock-output-names = "lvds1_lis_lpcg_ipg_clk";
+		power-domains = <&pd IMX_SC_R_LVDS_1>;
+	};
+
+	lvds1_pwm_lpcg: clock-controller@5724300c {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x5724300c 0x4>;
+		#clock-cells = <1>;
+		clocks = <&clk IMX_SC_R_LVDS_1_PWM_0 IMX_SC_PM_CLK_PER>,
+			 <&lvds_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+		clock-output-names = "lvds1_pwm_lpcg_clk",
+				     "lvds1_pwm_lpcg_ipg_clk";
+		power-domains = <&pd IMX_SC_R_LVDS_1_PWM_0>;
+	};
+
+	lvds1_i2c0_lpcg: clock-controller@57243010 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x57243010 0x4>;
+		#clock-cells = <1>;
+		clocks = <&clk IMX_SC_R_LVDS_1_I2C_0 IMX_SC_PM_CLK_PER>,
+			 <&lvds_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+		clock-output-names = "lvds1_i2c0_lpcg_clk",
+				     "lvds1_i2c0_lpcg_ipg_clk";
+		power-domains = <&pd IMX_SC_R_LVDS_1_I2C_0>;
+	};
+
+	lvds1_i2c1_lpcg: clock-controller@57243014 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x57243014 0x4>;
+		#clock-cells = <1>;
+		clocks = <&clk IMX_SC_R_LVDS_1_I2C_0 IMX_SC_PM_CLK_PER>,
+			 <&lvds_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+		clock-output-names = "lvds1_i2c1_lpcg_clk",
+				     "lvds1_i2c1_lpcg_ipg_clk";
+		power-domains = <&pd IMX_SC_R_LVDS_1_I2C_0>;
+	};
+
+	pwm_lvds1: pwm@57244000 {
+		compatible = "fsl,imx8qxp-pwm", "fsl,imx27-pwm";
+		reg = <0x57244000 0x1000>;
+		clocks = <&lvds1_pwm_lpcg IMX_LPCG_CLK_4>,
+			 <&lvds1_pwm_lpcg IMX_LPCG_CLK_0>;
+		clock-names = "ipg", "per";
+		assigned-clocks = <&clk IMX_SC_R_LVDS_1_PWM_0 IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		#pwm-cells = <3>;
+		power-domains = <&pd IMX_SC_R_LVDS_1_PWM_0>;
+		status = "disabled";
+	};
+
+	i2c0_lvds1: i2c@57246000 {
+		compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
+		reg = <0x57246000 0x1000>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		interrupts = <8>;
+		clocks = <&lvds1_i2c0_lpcg IMX_LPCG_CLK_0>,
+			 <&lvds1_i2c0_lpcg IMX_LPCG_CLK_4>;
+		clock-names = "per", "ipg";
+		assigned-clocks = <&clk IMX_SC_R_LVDS_1_I2C_0 IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd IMX_SC_R_LVDS_1_I2C_0>;
+		status = "disabled";
+	};
+
+	i2c1_lvds1: i2c@57247000 {
+		compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
+		reg = <0x57247000 0x1000>;
+		interrupts = <9>;
+		clocks = <&lvds1_i2c1_lpcg IMX_LPCG_CLK_0>,
+			 <&lvds1_i2c1_lpcg IMX_LPCG_CLK_4>;
+		clock-names = "per", "ipg";
+		assigned-clocks = <&clk IMX_SC_R_LVDS_1_I2C_0 IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd IMX_SC_R_LVDS_1_I2C_0>;
+		status = "disabled";
+	};
+};

-- 
2.34.1