Received: by 2002:a89:413:0:b0:1fd:dba5:e537 with SMTP id m19csp1412150lqs; Sat, 15 Jun 2024 07:37:32 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCVQrPTjYXU8beNVtSMvIPvlFAdl1qWHtyNqFOMApINfA697uJyj5ebznKCjLnDdTHnDko7SMYY6es6gaMHOXfp8k2rWn1uiPFS01uJw2g== X-Google-Smtp-Source: AGHT+IF49mJOtEqvr64MZvAH/abZCkrbKTSVBGqTfZZ2tjqxhe1TbO20mMF61NGYX+qlaU5fkTPz X-Received: by 2002:a05:620a:4104:b0:795:515c:8b28 with SMTP id af79cd13be357-798d23f9be3mr748303485a.13.1718462252005; Sat, 15 Jun 2024 07:37:32 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1718462251; cv=pass; d=google.com; s=arc-20160816; b=SrvqUnCFXUXuMfEKb4CwT6dS9S8eEWgo4zY95k4XgYE58w3zT/Nr1FYCQz9aSeyZg0 MNrU+Pp63uG8GW7BavHzRWtB03PTt8k7ur03bLlL3O/0P2WCipxb+Zw5Zc5eqn5tYQgh +mW1/sCV66pA6buh6iPh0L7lzxoOTh5LUas+iJYLOm3wbEtYPFiY57K0rp7LmkDXt1fq 4V0RloHmJOgE6aoOjZMovSjJb0C31HjLfgD7pjVobCtj1NTlU2geUqFqCWTqA/WO/2Uj KCjhE6b/LN+Rpy6Glhs1iOR0e5Bw0f0Ei2e6FRYI8ZIZ1jfXNRBcolPJSPXXekdj1JWI n8Eg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-disposition:mime-version:list-unsubscribe:list-subscribe :list-id:precedence:message-id:subject:cc:to:from:date :dkim-signature; bh=YHS6gxjQZC5wQGlES/la36ACKB84SQUAV4wwmvoxzkg=; fh=pAlGTS39V+pSy2N8zcHh/z6yaS1yXhis2HL1SxOaxWI=; b=NqVapFQ3QAwyKOAc5WDVSkvaSw7D7IuhOZI6HGb60NN4+pMS+uJtDtGC0eQhGz2gXD HYCx42qSGmV8ufVjq+GLkCSj852MXorUVQ2ExTefnW0qhwHP2NrcNx3cVAI9OI5OiKiP yWD4/YU1ubC3Kmu8iLD9S94Kk2OLOQewhR8eyvheM5L1R+gKMK2Y//878OdysOUhp4wo WJJvYBJg97oxV67u348f+CbgEXC05FfllQb5SMZmUno1jG7kYtgZfc7k6nRxTrg28LOo fv5PJlTxgHFKYoB3dzJ5NDvuEXnk106SQLf+R5oP3j1R9Fw6zpfAssOV4U7yRSB0LHVL xUvw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=XxX56xup; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=intel.com); spf=pass (google.com: domain of linux-kernel+bounces-215907-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-215907-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [147.75.199.223]) by mx.google.com with ESMTPS id af79cd13be357-798aac9cc08si591003285a.115.2024.06.15.07.37.31 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 15 Jun 2024 07:37:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-215907-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=XxX56xup; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=intel.com); spf=pass (google.com: domain of linux-kernel+bounces-215907-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-215907-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id A29311C20FCF for ; Sat, 15 Jun 2024 14:37:31 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 4C10126ACB; Sat, 15 Jun 2024 14:37:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="XxX56xup" Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.9]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6CFF61DA22 for ; Sat, 15 Jun 2024 14:37:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.9 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718462246; cv=none; b=U2kMDTTce6yLHce88aNX+fMmJay7Ot5LcVG12//32ZM84NqraQ58d0kxz9H2M30PWApv+NkPT/CbR9lqlE1HlBr/vvAhPxQI81XQtu47bMaje2ocvX+x+DBbjTjfYBWHvx6RysB0NYQWjVpL+zigXCGyjb2yrNJMIoRkhVWPdg8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718462246; c=relaxed/simple; bh=uOjfI9CQlIkzueLRWqMzbI8lDTTNqCUqMC8d+aTvJTI=; h=Date:From:To:Cc:Subject:Message-ID:MIME-Version:Content-Type: Content-Disposition; b=TPTvdg3sj4xKgTLmRCC+GZXyJzaAqrVTthkdVVgZfap67NE4OwvDw7ZSV52sid7yXdkR9yjcNfoaID0po8NQlqydiNo3F4si+lnL3Ru+0pc04bvZIOFXTKIZE2rp6gdQzw5mE1H6iKnnbtwrWSSiKBOhpUZ53jEJNKxEmQdT20U= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=XxX56xup; arc=none smtp.client-ip=198.175.65.9 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1718462243; x=1749998243; h=date:from:to:cc:subject:message-id:mime-version; bh=uOjfI9CQlIkzueLRWqMzbI8lDTTNqCUqMC8d+aTvJTI=; b=XxX56xupJpoU8ydu3uk/BXS4LlwxfRtnRZdyCx0GKF1A+66ex0nWscKB /MY5C9HpuH2S0OKSVfGHONpCJ0hjJe0kQS2Af9XdC+j+uZzPkK96b/BRV UtVgM7GB1wmOEdMwQid/pFBfmXAjUfE91U+YONVlpol5rygH0D8tdsFFD wCer5Vu1rU4LNYCFnwyZaz3GC0tq7ympulFdbfU3v/lLkQWdE7crBqwx5 xTLoDK8PyhxZyGeqkukLktA/6WiSicXGOM5bJuvHbMV/NDn7y5V6kNv5R NOSjUA90iOeEgwVMe5nGEO2us7z7PP06+yxtZ5tHXwnuUYLG+KQaGnKej g==; X-CSE-ConnectionGUID: 7HwL1b36S0K4GfUq9YvfIw== X-CSE-MsgGUID: O8JVXf13TZKftTsltvufiQ== X-IronPort-AV: E=McAfee;i="6700,10204,11104"; a="37869949" X-IronPort-AV: E=Sophos;i="6.08,240,1712646000"; d="scan'208";a="37869949" Received: from orviesa003.jf.intel.com ([10.64.159.143]) by orvoesa101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Jun 2024 07:37:23 -0700 X-CSE-ConnectionGUID: gWcb5lBWTtafeqJLvzQr5g== X-CSE-MsgGUID: c8pgLqWVSzyna1SNpFTahQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.08,240,1712646000"; d="scan'208";a="45709165" Received: from lkp-server01.sh.intel.com (HELO 68891e0c336b) ([10.239.97.150]) by orviesa003.jf.intel.com with ESMTP; 15 Jun 2024 07:37:21 -0700 Received: from kbuild by 68891e0c336b with local (Exim 4.96) (envelope-from ) id 1sIUWt-00007C-0M; Sat, 15 Jun 2024 14:37:19 +0000 Date: Sat, 15 Jun 2024 22:36:41 +0800 From: kernel test robot To: Luca Weiss Cc: oe-kbuild-all@lists.linux.dev, linux-kernel@vger.kernel.org, Bjorn Andersson , Konrad Dybcio Subject: arch/arm64/boot/dts/qcom/pmi632.dtsi:155.19-163.5: Warning (avoid_unnecessary_addr_size): /soc@0/spmi@200f000/pmic@3/pwm: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property Message-ID: <202406152231.TEnelt1p-lkp@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline tree: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git master head: 44ef20baed8edcb1799bec1e7ad2debbc93eedd8 commit: 0c4f10917d22e6f36080617bfe71de1ae854ee58 arm64: dts: qcom: sdm632-fairphone-fp3: Add notification LED date: 1 year, 1 month ago config: arm64-randconfig-r113-20240606 (https://download.01.org/0day-ci/archive/20240615/202406152231.TEnelt1p-lkp@intel.com/config) compiler: clang version 19.0.0git (https://github.com/llvm/llvm-project d7d2d4f53fc79b4b58e8d8d08151b577c3699d4a) reproduce: (https://download.01.org/0day-ci/archive/20240615/202406152231.TEnelt1p-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot | Closes: https://lore.kernel.org/oe-kbuild-all/202406152231.TEnelt1p-lkp@intel.com/ dtcheck warnings: (new ones prefixed by >>) arch/arm64/boot/dts/qcom/msm8953.dtsi:175.9-179.4: Warning (unit_address_vs_reg): /memory: node has a reg or ranges property, but no unit name arch/arm64/boot/dts/qcom/msm8953.dtsi:865.22-915.6: Warning (avoid_unnecessary_addr_size): /soc@0/display-subsystem@1a00000/dsi@1a94000: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property arch/arm64/boot/dts/qcom/pmi632.dtsi:149.9-164.4: Warning (avoid_unnecessary_addr_size): /soc@0/spmi@200f000/pmic@3: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property >> arch/arm64/boot/dts/qcom/pmi632.dtsi:155.19-163.5: Warning (avoid_unnecessary_addr_size): /soc@0/spmi@200f000/pmic@3/pwm: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property vim +155 arch/arm64/boot/dts/qcom/pmi632.dtsi a1f0f2ebb044c7 Luca Weiss 2023-05-23 40 a1f0f2ebb044c7 Luca Weiss 2023-05-23 41 &spmi_bus { a1f0f2ebb044c7 Luca Weiss 2023-05-23 42 pmic@2 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 43 compatible = "qcom,pmi632", "qcom,spmi-pmic"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 44 reg = <0x2 SPMI_USID>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 45 #address-cells = <1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 46 #size-cells = <0>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 47 a1f0f2ebb044c7 Luca Weiss 2023-05-23 48 pmi632_temp: temp-alarm@2400 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 49 compatible = "qcom,spmi-temp-alarm"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 50 reg = <0x2400>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 51 interrupts = <0x2 0x24 0x0 IRQ_TYPE_EDGE_BOTH>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 52 #thermal-sensor-cells = <0>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 53 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 54 a1f0f2ebb044c7 Luca Weiss 2023-05-23 55 pmi632_adc: adc@3100 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 56 compatible = "qcom,spmi-adc5"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 57 reg = <0x3100>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 58 #address-cells = <1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 59 #size-cells = <0>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 60 #io-channel-cells = <1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 61 interrupts = <0x2 0x31 0x0 IRQ_TYPE_EDGE_RISING>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 62 a1f0f2ebb044c7 Luca Weiss 2023-05-23 63 channel@0 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 64 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 65 qcom,pre-scaling = <1 1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 66 label = "ref_gnd"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 67 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 68 a1f0f2ebb044c7 Luca Weiss 2023-05-23 69 channel@1 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 70 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 71 qcom,pre-scaling = <1 1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 72 label = "vref_1p25"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 73 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 74 a1f0f2ebb044c7 Luca Weiss 2023-05-23 75 channel@6 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 76 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 77 qcom,pre-scaling = <1 1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 78 label = "die_temp"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 79 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 80 a1f0f2ebb044c7 Luca Weiss 2023-05-23 81 channel@7 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 82 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 83 qcom,pre-scaling = <1 1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 84 label = "usb_in_i_uv"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 85 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 86 a1f0f2ebb044c7 Luca Weiss 2023-05-23 87 channel@8 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 88 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 89 qcom,pre-scaling = <1 16>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 90 label = "usb_in_v_div_16"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 91 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 92 a1f0f2ebb044c7 Luca Weiss 2023-05-23 93 channel@9 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 94 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 95 qcom,pre-scaling = <1 1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 96 label = "chg_temp"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 97 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 98 a1f0f2ebb044c7 Luca Weiss 2023-05-23 99 channel@4b { a1f0f2ebb044c7 Luca Weiss 2023-05-23 100 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 101 qcom,hw-settle-time = <200>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 102 qcom,pre-scaling = <1 1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 103 qcom,ratiometric; a1f0f2ebb044c7 Luca Weiss 2023-05-23 104 label = "bat_id"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 105 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 106 a1f0f2ebb044c7 Luca Weiss 2023-05-23 107 channel@83 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 108 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 109 qcom,pre-scaling = <1 3>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 110 label = "vph_pwr"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 111 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 112 a1f0f2ebb044c7 Luca Weiss 2023-05-23 113 channel@84 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 114 reg = ; a1f0f2ebb044c7 Luca Weiss 2023-05-23 115 qcom,pre-scaling = <1 3>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 116 label = "vbat_sns"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 117 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 118 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 119 a1f0f2ebb044c7 Luca Weiss 2023-05-23 120 pmi632_adc_tm: adc-tm@3500 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 121 compatible = "qcom,spmi-adc-tm5"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 122 reg = <0x3500>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 123 interrupts = <0x2 0x35 0x0 IRQ_TYPE_EDGE_RISING>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 124 #thermal-sensor-cells = <1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 125 #address-cells = <1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 126 #size-cells = <0>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 127 status = "disabled"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 128 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 129 a1f0f2ebb044c7 Luca Weiss 2023-05-23 130 pmi632_sdam_7: nvram@b600 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 131 compatible = "qcom,spmi-sdam"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 132 reg = <0xb600>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 133 #address-cells = <1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 134 #size-cells = <1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 135 ranges = <0 0xb600 0x100>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 136 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 137 a1f0f2ebb044c7 Luca Weiss 2023-05-23 138 pmi632_gpios: gpio@c000 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 139 compatible = "qcom,pmi632-gpio", "qcom,spmi-gpio"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 140 reg = <0xc000>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 141 gpio-controller; a1f0f2ebb044c7 Luca Weiss 2023-05-23 142 gpio-ranges = <&pmi632_gpios 0 0 8>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 143 #gpio-cells = <2>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 144 interrupt-controller; a1f0f2ebb044c7 Luca Weiss 2023-05-23 145 #interrupt-cells = <2>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 146 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 147 }; a1f0f2ebb044c7 Luca Weiss 2023-05-23 148 a1f0f2ebb044c7 Luca Weiss 2023-05-23 @149 pmic@3 { a1f0f2ebb044c7 Luca Weiss 2023-05-23 150 compatible = "qcom,pmi632", "qcom,spmi-pmic"; a1f0f2ebb044c7 Luca Weiss 2023-05-23 151 reg = <0x3 SPMI_USID>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 152 #address-cells = <1>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 153 #size-cells = <0>; a1f0f2ebb044c7 Luca Weiss 2023-05-23 154 a1f0f2ebb044c7 Luca Weiss 2023-05-23 @155 pmi632_lpg: pwm { :::::: The code at line 155 was first introduced by commit :::::: a1f0f2ebb044c7248c3f30b98de0f151505bd4bd arm64: dts: qcom: Add PMI632 PMIC :::::: TO: Luca Weiss :::::: CC: Bjorn Andersson -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki