Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id ; Mon, 28 Jan 2002 15:55:46 -0500 Received: (majordomo@vger.kernel.org) by vger.kernel.org id ; Mon, 28 Jan 2002 15:55:36 -0500 Received: from lightning.swansea.linux.org.uk ([194.168.151.1]:43530 "EHLO the-village.bc.nu") by vger.kernel.org with ESMTP id ; Mon, 28 Jan 2002 15:55:31 -0500 Subject: Re: Athlon Optimization Problem To: calin@ajvar.org (Calin A. Culianu) Date: Mon, 28 Jan 2002 21:08:12 +0000 (GMT) Cc: alan@lxorguk.ukuu.org.uk (Alan Cox), hassani@its.caltech.edu (Steven Hassani), linux-kernel@vger.kernel.org In-Reply-To: from "Calin A. Culianu" at Jan 28, 2002 03:53:48 PM X-Mailer: ELM [version 2.5 PL6] MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Transfer-Encoding: 7bit Message-Id: From: Alan Cox Sender: linux-kernel-owner@vger.kernel.org X-Mailing-List: linux-kernel@vger.kernel.org > Hmm. What do you recommend? I remember seeing a spec sheet and register > 0x95 was the memory write queue timer.. but I could have dreamed it.. > Anyone know what register 0x95 does? It may well the case. All I know is that for some people at least leaving 0x95 as the bios set it up works and touching it does not - while for the 0x55 case on older chips it all seems to be positive. VIA's own stuff doesn't touch 0x95 - maybe there is a reason - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/