Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753845AbZFDU5l (ORCPT ); Thu, 4 Jun 2009 16:57:41 -0400 Received: (majordomo@vger.kernel.org) by vger.kernel.org id S1751573AbZFDU5e (ORCPT ); Thu, 4 Jun 2009 16:57:34 -0400 Received: from mx-out.daemonmail.net ([216.104.160.38]:60614 "EHLO mx-out.daemonmail.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751389AbZFDU5e (ORCPT ); Thu, 4 Jun 2009 16:57:34 -0400 From: "Michael S. Zick" Reply-To: lkml@morethan.org To: Andi Kleen Subject: Re: Linux 2.6.30-rc8 [also: VIA Support] Date: Thu, 4 Jun 2009 15:29:41 -0500 User-Agent: KMail/1.9.9 Cc: Harald Welte , Linus Torvalds , Duane Griffin , Linux Kernel Mailing List References: <20090604174059.GB9823@prithivi.gnumonks.org> <873aaf4uvw.fsf@basil.nowhere.org> In-Reply-To: <873aaf4uvw.fsf@basil.nowhere.org> MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Content-Disposition: inline Message-Id: <200906041529.49997.lkml@morethan.org> Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 1604 Lines: 41 On Thu June 4 2009, Andi Kleen wrote: > Harald Welte writes: > > > > why would it matter on UP? as indicated, I'm not the expert here, but I thought > > memory ordering issues only arise in SMP systems [or possibly with regard to > > DMA, but as we already explored much earlier in this thread, drivers that access > > DMA buffers whil the hardware owns them are buggy and need to be fixed] > > Sorry we didn't establish that. Accessing data structures that are > also accessed by DMA hardware is pretty common in fact and memory > ordering issues also come up regularly (e.g. all the infamous PCI > posting bugs) > > What we established is that the drivers don't use LOCK for it > (or at least we think that's very unlikely) > It was a real headache in the pa-risc port - - Even went so far as to build some experimental kernels where all the spin-lock structures where in a separate loader section. That was to avoid in-direct interference - I.E: Both DMA and the processor handling the locking **both** invalidating the same cache line at the same time (only one can win). Things might get that deep with this processor/chip-set combination; but pa-risc has some very unusual hardware in some older models. My favorite still is a human coding error somewhere, not an architectural or structural problem. Mike > -Andi > -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/