Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id ; Thu, 18 Apr 2002 12:07:22 -0400 Received: (majordomo@vger.kernel.org) by vger.kernel.org id ; Thu, 18 Apr 2002 12:07:21 -0400 Received: from tmr-02.dsl.thebiz.net ([216.238.38.204]:49929 "EHLO gatekeeper.tmr.com") by vger.kernel.org with ESMTP id ; Thu, 18 Apr 2002 12:07:21 -0400 Date: Thu, 18 Apr 2002 12:04:35 -0400 (EDT) From: Bill Davidsen To: James Bourne cc: Linux Kernel Mailing List , Ingo Molnar Subject: Re: SMP P4 APIC/interrupt balancing In-Reply-To: Message-ID: MIME-Version: 1.0 Content-Type: TEXT/PLAIN; charset=US-ASCII Sender: linux-kernel-owner@vger.kernel.org X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 17 Apr 2002, James Bourne wrote: > After Ingo forwarded me his original patch (I found his patch via a web > based medium, which had converted all of the left shifts to compares, and > now I'm very glad it didn't boot...) and the system is booted and is > balancing most of the interrupts at least. Here's the current output > of /proc/interrupts Is this positive or negative on performance? If you have a system getting so many interrupts that one CPU can't handle them, obviously there is a gain. However, by thrashing the cache of all CPUs instead of just one you have some memory performance cost. I first looked at this for a mainframe vendor who decided that putting all the interrupts in one CPU was better. That was then, this is now, but I am curious about metrics, like real and system time doing a kernel compile, etc. -- bill davidsen CTO, TMR Associates, Inc Doing interesting things with little computers since 1979. - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/