Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752541Ab2H1HFb (ORCPT ); Tue, 28 Aug 2012 03:05:31 -0400 Received: from mail-iy0-f174.google.com ([209.85.210.174]:41982 "EHLO mail-iy0-f174.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751834Ab2H1HFa (ORCPT ); Tue, 28 Aug 2012 03:05:30 -0400 MIME-Version: 1.0 In-Reply-To: <503C6B67.2010903@yahoo.es> References: <503A8CAE.6050606@yahoo.es> <20120827070323.GC28721@samfundet.no> <503B342C.9060300@yahoo.es> <20120827111431.GA27868@samfundet.no> <503B8B26.3050205@yahoo.es> <503C6B67.2010903@yahoo.es> Date: Tue, 28 Aug 2012 12:35:29 +0530 Message-ID: Subject: Re: [PATCH 1/2] dw_dmac: make driver endianness configurable From: Viresh Kumar To: Hein Tibosch Cc: Hans-Christian Egtvedt , spear-devel , Linux Kernel Mailing List , "ludovic.desroches" , Havard Skinnemoen , Nicolas Ferre , Andrew Morton , Arnd Bergmann Content-Type: text/plain; charset=ISO-8859-1 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 930 Lines: 26 On 28 August 2012 12:25, Hein Tibosch wrote: > What about this: > > In case of AVR32, the arch code will indicate: > > static struct dw_dma_platform_data dw_dmac0_data = { > .nr_channels = 3, > /* DMAC supports up to 32-bit memory access */ > .mem_access_32_bit_only = true, > }; > > ARM users won't have to change anything because mem_access_32_bit_only > will be false and therefor 'dw->mem_64_bit' will become true I will go for the earlier solution that you sent: with max-mem-width. 0 = 64 bit, so nothing to be changed for ARM as global structures would be getting initialized to zero 1=32 bit, pass this for AVR32. -- viresh -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/