Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755102Ab2JOVY3 (ORCPT ); Mon, 15 Oct 2012 17:24:29 -0400 Received: from c60.cesmail.net ([216.154.195.49]:41172 "EHLO c60.cesmail.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753567Ab2JOVYZ (ORCPT ); Mon, 15 Oct 2012 17:24:25 -0400 X-Greylist: delayed 580 seconds by postgrey-1.27 at vger.kernel.org; Mon, 15 Oct 2012 17:24:23 EDT Date: Mon, 15 Oct 2012 17:14:37 -0400 From: Pavel Roskin To: Al Viro , linux-kernel@vger.kernel.org Subject: Bisected regression in Linux 3.7.0-rc1, hang on login caused by replace_fd() Message-ID: <20121015171437.32e9a4ac@mj> X-Mailer: Claws Mail 3.8.1 (GTK+ 2.24.8; x86_64-redhat-linux-gnu) Mime-Version: 1.0 Content-Type: multipart/mixed; boundary="MP_/+.oOB8/Bp+8RG7dQ67tiOHv" Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 304914 Lines: 3918 --MP_/+.oOB8/Bp+8RG7dQ67tiOHv Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Content-Disposition: inline Hello! I tried the current mainline Linux on Fedora 16 x64_64 and found that I cannot login in gdm. I'm using gdm with LXDE. After a few minutes, kernel messages appear indicating a hung process gnome-settings-daemon. Bisection found that the commit to blame is commit 8280d16172243702ed43432f826ca6130edb4086 Author: Al Viro Date: Tue Aug 21 12:11:46 2012 -0400 new helper: replace_fd() analog of dup2(), except that it takes struct file * as source. Signed-off-by: Al Viro Reverting the part of the patch that changes fs/exec.c is sufficient to fix the login behavior. I was able to forward port the change to the current mainline Linux. The call to replace_fd() was moved to fs/coredump.c, so the patch changes it. Also, it copies __clear_close_on_exec() and __set_open_fd() from fs/file.c The .config file, the kernel log and the forward ported patch are attached. I'll try to figure out why replace_fd() is not good in umh_pipe_setup(), but I'd like to report the problem as soon as possible, as it's very visible to the users and I don't want others to spend hours bisecting it. -- Regards, Pavel Roskin --MP_/+.oOB8/Bp+8RG7dQ67tiOHv Content-Type: application/octet-stream; name=dotconfig Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename=dotconfig IwojIEF1dG9tYXRpY2FsbHkgZ2VuZXJhdGVkIGZpbGU7IERPIE5PVCBFRElULgojIExpbnV4L3g4 Nl82NCAzLjcuMC1yYzEgS2VybmVsIENvbmZpZ3VyYXRpb24KIwpDT05GSUdfNjRCSVQ9eQpDT05G SUdfWDg2XzY0PXkKQ09ORklHX1g4Nj15CkNPTkZJR19JTlNUUlVDVElPTl9ERUNPREVSPXkKQ09O RklHX09VVFBVVF9GT1JNQVQ9ImVsZjY0LXg4Ni02NCIKQ09ORklHX0FSQ0hfREVGQ09ORklHPSJh cmNoL3g4Ni9jb25maWdzL3g4Nl82NF9kZWZjb25maWciCkNPTkZJR19MT0NLREVQX1NVUFBPUlQ9 eQpDT05GSUdfU1RBQ0tUUkFDRV9TVVBQT1JUPXkKQ09ORklHX0hBVkVfTEFURU5DWVRPUF9TVVBQ T1JUPXkKQ09ORklHX01NVT15CkNPTkZJR19ORUVEX0RNQV9NQVBfU1RBVEU9eQpDT05GSUdfTkVF RF9TR19ETUFfTEVOR1RIPXkKQ09ORklHX0dFTkVSSUNfSVNBX0RNQT15CkNPTkZJR19HRU5FUklD X0JVRz15CkNPTkZJR19HRU5FUklDX0JVR19SRUxBVElWRV9QT0lOVEVSUz15CkNPTkZJR19HRU5F UklDX0hXRUlHSFQ9eQpDT05GSUdfQVJDSF9NQVlfSEFWRV9QQ19GREM9eQpDT05GSUdfUldTRU1f WENIR0FERF9BTEdPUklUSE09eQpDT05GSUdfR0VORVJJQ19DQUxJQlJBVEVfREVMQVk9eQpDT05G SUdfQVJDSF9IQVNfQ1BVX1JFTEFYPXkKQ09ORklHX0FSQ0hfSEFTX0RFRkFVTFRfSURMRT15CkNP TkZJR19BUkNIX0hBU19DQUNIRV9MSU5FX1NJWkU9eQpDT05GSUdfQVJDSF9IQVNfQ1BVX0FVVE9Q Uk9CRT15CkNPTkZJR19IQVZFX1NFVFVQX1BFUl9DUFVfQVJFQT15CkNPTkZJR19ORUVEX1BFUl9D UFVfRU1CRURfRklSU1RfQ0hVTks9eQpDT05GSUdfTkVFRF9QRVJfQ1BVX1BBR0VfRklSU1RfQ0hV Tks9eQpDT05GSUdfQVJDSF9ISUJFUk5BVElPTl9QT1NTSUJMRT15CkNPTkZJR19BUkNIX1NVU1BF TkRfUE9TU0lCTEU9eQpDT05GSUdfWk9ORV9ETUEzMj15CkNPTkZJR19BVURJVF9BUkNIPXkKQ09O RklHX0FSQ0hfU1VQUE9SVFNfT1BUSU1JWkVEX0lOTElOSU5HPXkKQ09ORklHX0FSQ0hfU1VQUE9S VFNfREVCVUdfUEFHRUFMTE9DPXkKQ09ORklHX1g4Nl82NF9TTVA9eQpDT05GSUdfWDg2X0hUPXkK Q09ORklHX0FSQ0hfSFdFSUdIVF9DRkxBR1M9Ii1mY2FsbC1zYXZlZC1yZGkgLWZjYWxsLXNhdmVk LXJzaSAtZmNhbGwtc2F2ZWQtcmR4IC1mY2FsbC1zYXZlZC1yY3ggLWZjYWxsLXNhdmVkLXI4IC1m Y2FsbC1zYXZlZC1yOSAtZmNhbGwtc2F2ZWQtcjEwIC1mY2FsbC1zYXZlZC1yMTEiCkNPTkZJR19B UkNIX0NQVV9QUk9CRV9SRUxFQVNFPXkKQ09ORklHX0FSQ0hfU1VQUE9SVFNfVVBST0JFUz15CkNP TkZJR19ERUZDT05GSUdfTElTVD0iL2xpYi9tb2R1bGVzLyRVTkFNRV9SRUxFQVNFLy5jb25maWci CkNPTkZJR19IQVZFX0lSUV9XT1JLPXkKQ09ORklHX0lSUV9XT1JLPXkKQ09ORklHX0JVSUxEVElN RV9FWFRBQkxFX1NPUlQ9eQoKIwojIEdlbmVyYWwgc2V0dXAKIwpDT05GSUdfRVhQRVJJTUVOVEFM PXkKQ09ORklHX0lOSVRfRU5WX0FSR19MSU1JVD0zMgpDT05GSUdfQ1JPU1NfQ09NUElMRT0iIgpD T05GSUdfTE9DQUxWRVJTSU9OPSItbWFpbiIKIyBDT05GSUdfTE9DQUxWRVJTSU9OX0FVVE8gaXMg bm90IHNldApDT05GSUdfSEFWRV9LRVJORUxfR1pJUD15CkNPTkZJR19IQVZFX0tFUk5FTF9CWklQ Mj15CkNPTkZJR19IQVZFX0tFUk5FTF9MWk1BPXkKQ09ORklHX0hBVkVfS0VSTkVMX1haPXkKQ09O RklHX0hBVkVfS0VSTkVMX0xaTz15CiMgQ09ORklHX0tFUk5FTF9HWklQIGlzIG5vdCBzZXQKIyBD T05GSUdfS0VSTkVMX0JaSVAyIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VSTkVMX0xaTUEgaXMgbm90 IHNldApDT05GSUdfS0VSTkVMX1haPXkKIyBDT05GSUdfS0VSTkVMX0xaTyBpcyBub3Qgc2V0CkNP TkZJR19ERUZBVUxUX0hPU1ROQU1FPSIobm9uZSkiCkNPTkZJR19TV0FQPXkKQ09ORklHX1NZU1ZJ UEM9eQpDT05GSUdfU1lTVklQQ19TWVNDVEw9eQpDT05GSUdfUE9TSVhfTVFVRVVFPXkKQ09ORklH X1BPU0lYX01RVUVVRV9TWVNDVEw9eQpDT05GSUdfRkhBTkRMRT15CkNPTkZJR19BVURJVD15CkNP TkZJR19BVURJVFNZU0NBTEw9eQpDT05GSUdfQVVESVRfV0FUQ0g9eQpDT05GSUdfQVVESVRfVFJF RT15CiMgQ09ORklHX0FVRElUX0xPR0lOVUlEX0lNTVVUQUJMRSBpcyBub3Qgc2V0CkNPTkZJR19I QVZFX0dFTkVSSUNfSEFSRElSUVM9eQoKIwojIElSUSBzdWJzeXN0ZW0KIwpDT05GSUdfR0VORVJJ Q19IQVJESVJRUz15CkNPTkZJR19HRU5FUklDX0lSUV9QUk9CRT15CkNPTkZJR19HRU5FUklDX0lS UV9TSE9XPXkKQ09ORklHX0dFTkVSSUNfUEVORElOR19JUlE9eQpDT05GSUdfSVJRX0ZPUkNFRF9U SFJFQURJTkc9eQpDT05GSUdfU1BBUlNFX0lSUT15CkNPTkZJR19DTE9DS1NPVVJDRV9XQVRDSERP Rz15CkNPTkZJR19BUkNIX0NMT0NLU09VUkNFX0RBVEE9eQpDT05GSUdfR0VORVJJQ19USU1FX1ZT WVNDQUxMPXkKQ09ORklHX0dFTkVSSUNfQ0xPQ0tFVkVOVFM9eQpDT05GSUdfR0VORVJJQ19DTE9D S0VWRU5UU19CVUlMRD15CkNPTkZJR19HRU5FUklDX0NMT0NLRVZFTlRTX0JST0FEQ0FTVD15CkNP TkZJR19HRU5FUklDX0NMT0NLRVZFTlRTX01JTl9BREpVU1Q9eQpDT05GSUdfR0VORVJJQ19DTU9T X1VQREFURT15CgojCiMgVGltZXJzIHN1YnN5c3RlbQojCkNPTkZJR19USUNLX09ORVNIT1Q9eQpD T05GSUdfTk9fSFo9eQpDT05GSUdfSElHSF9SRVNfVElNRVJTPXkKCiMKIyBDUFUvVGFzayB0aW1l IGFuZCBzdGF0cyBhY2NvdW50aW5nCiMKQ09ORklHX1RJQ0tfQ1BVX0FDQ09VTlRJTkc9eQojIENP TkZJR19JUlFfVElNRV9BQ0NPVU5USU5HIGlzIG5vdCBzZXQKQ09ORklHX0JTRF9QUk9DRVNTX0FD Q1Q9eQpDT05GSUdfQlNEX1BST0NFU1NfQUNDVF9WMz15CkNPTkZJR19UQVNLU1RBVFM9eQpDT05G SUdfVEFTS19ERUxBWV9BQ0NUPXkKQ09ORklHX1RBU0tfWEFDQ1Q9eQpDT05GSUdfVEFTS19JT19B Q0NPVU5USU5HPXkKCiMKIyBSQ1UgU3Vic3lzdGVtCiMKQ09ORklHX1RSRUVfUkNVPXkKIyBDT05G SUdfUFJFRU1QVF9SQ1UgaXMgbm90IHNldAojIENPTkZJR19SQ1VfVVNFUl9RUyBpcyBub3Qgc2V0 CkNPTkZJR19SQ1VfRkFOT1VUPTY0CkNPTkZJR19SQ1VfRkFOT1VUX0xFQUY9MTYKIyBDT05GSUdf UkNVX0ZBTk9VVF9FWEFDVCBpcyBub3Qgc2V0CiMgQ09ORklHX1JDVV9GQVNUX05PX0haIGlzIG5v dCBzZXQKIyBDT05GSUdfVFJFRV9SQ1VfVFJBQ0UgaXMgbm90IHNldAojIENPTkZJR19JS0NPTkZJ RyBpcyBub3Qgc2V0CkNPTkZJR19MT0dfQlVGX1NISUZUPTIwCkNPTkZJR19IQVZFX1VOU1RBQkxF X1NDSEVEX0NMT0NLPXkKQ09ORklHX0NHUk9VUFM9eQojIENPTkZJR19DR1JPVVBfREVCVUcgaXMg bm90IHNldApDT05GSUdfQ0dST1VQX0ZSRUVaRVI9eQojIENPTkZJR19DR1JPVVBfREVWSUNFIGlz IG5vdCBzZXQKQ09ORklHX0NQVVNFVFM9eQpDT05GSUdfUFJPQ19QSURfQ1BVU0VUPXkKQ09ORklH X0NHUk9VUF9DUFVBQ0NUPXkKQ09ORklHX1JFU09VUkNFX0NPVU5URVJTPXkKIyBDT05GSUdfTUVN Q0cgaXMgbm90IHNldAojIENPTkZJR19DR1JPVVBfSFVHRVRMQiBpcyBub3Qgc2V0CiMgQ09ORklH X0NHUk9VUF9QRVJGIGlzIG5vdCBzZXQKQ09ORklHX0NHUk9VUF9TQ0hFRD15CkNPTkZJR19GQUlS X0dST1VQX1NDSEVEPXkKIyBDT05GSUdfQ0ZTX0JBTkRXSURUSCBpcyBub3Qgc2V0CiMgQ09ORklH X1JUX0dST1VQX1NDSEVEIGlzIG5vdCBzZXQKIyBDT05GSUdfQkxLX0NHUk9VUCBpcyBub3Qgc2V0 CiMgQ09ORklHX0NIRUNLUE9JTlRfUkVTVE9SRSBpcyBub3Qgc2V0CkNPTkZJR19OQU1FU1BBQ0VT PXkKQ09ORklHX1VUU19OUz15CkNPTkZJR19JUENfTlM9eQpDT05GSUdfUElEX05TPXkKQ09ORklH X05FVF9OUz15CkNPTkZJR19TQ0hFRF9BVVRPR1JPVVA9eQojIENPTkZJR19TWVNGU19ERVBSRUNB VEVEIGlzIG5vdCBzZXQKQ09ORklHX1JFTEFZPXkKQ09ORklHX0JMS19ERVZfSU5JVFJEPXkKQ09O RklHX0lOSVRSQU1GU19TT1VSQ0U9IiIKQ09ORklHX1JEX0daSVA9eQpDT05GSUdfUkRfQlpJUDI9 eQpDT05GSUdfUkRfTFpNQT15CkNPTkZJR19SRF9YWj15CkNPTkZJR19SRF9MWk89eQojIENPTkZJ R19DQ19PUFRJTUlaRV9GT1JfU0laRSBpcyBub3Qgc2V0CkNPTkZJR19TWVNDVEw9eQpDT05GSUdf QU5PTl9JTk9ERVM9eQpDT05GSUdfRVhQRVJUPXkKQ09ORklHX0hBVkVfVUlEMTY9eQpDT05GSUdf VUlEMTY9eQpDT05GSUdfU1lTQ1RMX1NZU0NBTEw9eQpDT05GSUdfU1lTQ1RMX0VYQ0VQVElPTl9U UkFDRT15CkNPTkZJR19LQUxMU1lNUz15CkNPTkZJR19LQUxMU1lNU19BTEw9eQpDT05GSUdfSE9U UExVRz15CkNPTkZJR19QUklOVEs9eQpDT05GSUdfQlVHPXkKQ09ORklHX0VMRl9DT1JFPXkKQ09O RklHX1BDU1BLUl9QTEFURk9STT15CkNPTkZJR19IQVZFX1BDU1BLUl9QTEFURk9STT15CkNPTkZJ R19CQVNFX0ZVTEw9eQpDT05GSUdfRlVURVg9eQpDT05GSUdfRVBPTEw9eQpDT05GSUdfU0lHTkFM RkQ9eQpDT05GSUdfVElNRVJGRD15CkNPTkZJR19FVkVOVEZEPXkKQ09ORklHX1NITUVNPXkKQ09O RklHX0FJTz15CiMgQ09ORklHX0VNQkVEREVEIGlzIG5vdCBzZXQKQ09ORklHX0hBVkVfUEVSRl9F VkVOVFM9eQoKIwojIEtlcm5lbCBQZXJmb3JtYW5jZSBFdmVudHMgQW5kIENvdW50ZXJzCiMKQ09O RklHX1BFUkZfRVZFTlRTPXkKIyBDT05GSUdfREVCVUdfUEVSRl9VU0VfVk1BTExPQyBpcyBub3Qg c2V0CkNPTkZJR19WTV9FVkVOVF9DT1VOVEVSUz15CkNPTkZJR19QQ0lfUVVJUktTPXkKQ09ORklH X1NMVUJfREVCVUc9eQojIENPTkZJR19DT01QQVRfQlJLIGlzIG5vdCBzZXQKIyBDT05GSUdfU0xB QiBpcyBub3Qgc2V0CkNPTkZJR19TTFVCPXkKIyBDT05GSUdfU0xPQiBpcyBub3Qgc2V0CiMgQ09O RklHX1BST0ZJTElORyBpcyBub3Qgc2V0CkNPTkZJR19UUkFDRVBPSU5UUz15CkNPTkZJR19IQVZF X09QUk9GSUxFPXkKQ09ORklHX09QUk9GSUxFX05NSV9USU1FUj15CiMgQ09ORklHX0tQUk9CRVMg aXMgbm90IHNldApDT05GSUdfSlVNUF9MQUJFTD15CkNPTkZJR19IQVZFX0VGRklDSUVOVF9VTkFM SUdORURfQUNDRVNTPXkKQ09ORklHX0hBVkVfSU9SRU1BUF9QUk9UPXkKQ09ORklHX0hBVkVfS1BS T0JFUz15CkNPTkZJR19IQVZFX0tSRVRQUk9CRVM9eQpDT05GSUdfSEFWRV9PUFRQUk9CRVM9eQpD T05GSUdfSEFWRV9BUkNIX1RSQUNFSE9PSz15CkNPTkZJR19IQVZFX0RNQV9BVFRSUz15CkNPTkZJ R19VU0VfR0VORVJJQ19TTVBfSEVMUEVSUz15CkNPTkZJR19HRU5FUklDX1NNUF9JRExFX1RIUkVB RD15CkNPTkZJR19IQVZFX1JFR1NfQU5EX1NUQUNLX0FDQ0VTU19BUEk9eQpDT05GSUdfSEFWRV9E TUFfQVBJX0RFQlVHPXkKQ09ORklHX0hBVkVfSFdfQlJFQUtQT0lOVD15CkNPTkZJR19IQVZFX01J WEVEX0JSRUFLUE9JTlRTX1JFR1M9eQpDT05GSUdfSEFWRV9VU0VSX1JFVFVSTl9OT1RJRklFUj15 CkNPTkZJR19IQVZFX1BFUkZfRVZFTlRTX05NST15CkNPTkZJR19IQVZFX1BFUkZfUkVHUz15CkNP TkZJR19IQVZFX1BFUkZfVVNFUl9TVEFDS19EVU1QPXkKQ09ORklHX0hBVkVfQVJDSF9KVU1QX0xB QkVMPXkKQ09ORklHX0FSQ0hfSEFWRV9OTUlfU0FGRV9DTVBYQ0hHPXkKQ09ORklHX0hBVkVfQUxJ R05FRF9TVFJVQ1RfUEFHRT15CkNPTkZJR19IQVZFX0NNUFhDSEdfTE9DQUw9eQpDT05GSUdfSEFW RV9DTVBYQ0hHX0RPVUJMRT15CkNPTkZJR19BUkNIX1dBTlRfQ09NUEFUX0lQQ19QQVJTRV9WRVJT SU9OPXkKQ09ORklHX0FSQ0hfV0FOVF9PTERfQ09NUEFUX0lQQz15CkNPTkZJR19HRU5FUklDX0tF Uk5FTF9USFJFQUQ9eQpDT05GSUdfR0VORVJJQ19LRVJORUxfRVhFQ1ZFPXkKQ09ORklHX0hBVkVf QVJDSF9TRUNDT01QX0ZJTFRFUj15CkNPTkZJR19TRUNDT01QX0ZJTFRFUj15CkNPTkZJR19IQVZF X1JDVV9VU0VSX1FTPXkKQ09ORklHX0hBVkVfSVJRX1RJTUVfQUNDT1VOVElORz15CkNPTkZJR19I QVZFX0FSQ0hfVFJBTlNQQVJFTlRfSFVHRVBBR0U9eQpDT05GSUdfTU9EVUxFU19VU0VfRUxGX1JF TEE9eQoKIwojIEdDT1YtYmFzZWQga2VybmVsIHByb2ZpbGluZwojCiMgQ09ORklHX0dDT1ZfS0VS TkVMIGlzIG5vdCBzZXQKIyBDT05GSUdfSEFWRV9HRU5FUklDX0RNQV9DT0hFUkVOVCBpcyBub3Qg c2V0CkNPTkZJR19TTEFCSU5GTz15CkNPTkZJR19SVF9NVVRFWEVTPXkKQ09ORklHX0JBU0VfU01B TEw9MApDT05GSUdfTU9EVUxFUz15CiMgQ09ORklHX01PRFVMRV9GT1JDRV9MT0FEIGlzIG5vdCBz ZXQKQ09ORklHX01PRFVMRV9VTkxPQUQ9eQpDT05GSUdfTU9EVUxFX0ZPUkNFX1VOTE9BRD15CkNP TkZJR19NT0RWRVJTSU9OUz15CiMgQ09ORklHX01PRFVMRV9TUkNWRVJTSU9OX0FMTCBpcyBub3Qg c2V0CiMgQ09ORklHX01PRFVMRV9TSUcgaXMgbm90IHNldApDT05GSUdfU1RPUF9NQUNISU5FPXkK Q09ORklHX0JMT0NLPXkKQ09ORklHX0JMS19ERVZfQlNHPXkKIyBDT05GSUdfQkxLX0RFVl9CU0dM SUIgaXMgbm90IHNldAojIENPTkZJR19CTEtfREVWX0lOVEVHUklUWSBpcyBub3Qgc2V0CgojCiMg UGFydGl0aW9uIFR5cGVzCiMKIyBDT05GSUdfUEFSVElUSU9OX0FEVkFOQ0VEIGlzIG5vdCBzZXQK Q09ORklHX01TRE9TX1BBUlRJVElPTj15CkNPTkZJR19CTE9DS19DT01QQVQ9eQoKIwojIElPIFNj aGVkdWxlcnMKIwpDT05GSUdfSU9TQ0hFRF9OT09QPXkKIyBDT05GSUdfSU9TQ0hFRF9ERUFETElO RSBpcyBub3Qgc2V0CkNPTkZJR19JT1NDSEVEX0NGUT15CkNPTkZJR19ERUZBVUxUX0NGUT15CiMg Q09ORklHX0RFRkFVTFRfTk9PUCBpcyBub3Qgc2V0CkNPTkZJR19ERUZBVUxUX0lPU0NIRUQ9ImNm cSIKQ09ORklHX1VOSU5MSU5FX1NQSU5fVU5MT0NLPXkKQ09ORklHX0ZSRUVaRVI9eQoKIwojIFBy b2Nlc3NvciB0eXBlIGFuZCBmZWF0dXJlcwojCkNPTkZJR19aT05FX0RNQT15CkNPTkZJR19TTVA9 eQojIENPTkZJR19YODZfWDJBUElDIGlzIG5vdCBzZXQKIyBDT05GSUdfWDg2X01QUEFSU0UgaXMg bm90IHNldAojIENPTkZJR19YODZfRVhURU5ERURfUExBVEZPUk0gaXMgbm90IHNldApDT05GSUdf WDg2X1NVUFBPUlRTX01FTU9SWV9GQUlMVVJFPXkKQ09ORklHX1NDSEVEX09NSVRfRlJBTUVfUE9J TlRFUj15CiMgQ09ORklHX1BBUkFWSVJUX0dVRVNUIGlzIG5vdCBzZXQKQ09ORklHX05PX0JPT1RN RU09eQojIENPTkZJR19NRU1URVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfTUs4IGlzIG5vdCBzZXQK IyBDT05GSUdfTVBTQyBpcyBub3Qgc2V0CkNPTkZJR19NQ09SRTI9eQojIENPTkZJR19NQVRPTSBp cyBub3Qgc2V0CiMgQ09ORklHX0dFTkVSSUNfQ1BVIGlzIG5vdCBzZXQKQ09ORklHX1g4Nl9JTlRF Uk5PREVfQ0FDSEVfU0hJRlQ9NgpDT05GSUdfWDg2X0NNUFhDSEc9eQpDT05GSUdfWDg2X0wxX0NB Q0hFX1NISUZUPTYKQ09ORklHX1g4Nl9YQUREPXkKQ09ORklHX1g4Nl9XUF9XT1JLU19PSz15CkNP TkZJR19YODZfSU5URUxfVVNFUkNPUFk9eQpDT05GSUdfWDg2X1VTRV9QUFJPX0NIRUNLU1VNPXkK Q09ORklHX1g4Nl9QNl9OT1A9eQpDT05GSUdfWDg2X1RTQz15CkNPTkZJR19YODZfQ01QWENIRzY0 PXkKQ09ORklHX1g4Nl9DTU9WPXkKQ09ORklHX1g4Nl9NSU5JTVVNX0NQVV9GQU1JTFk9NjQKQ09O RklHX1g4Nl9ERUJVR0NUTE1TUj15CiMgQ09ORklHX1BST0NFU1NPUl9TRUxFQ1QgaXMgbm90IHNl dApDT05GSUdfQ1BVX1NVUF9JTlRFTD15CkNPTkZJR19DUFVfU1VQX0FNRD15CkNPTkZJR19DUFVf U1VQX0NFTlRBVVI9eQpDT05GSUdfSFBFVF9USU1FUj15CkNPTkZJR19IUEVUX0VNVUxBVEVfUlRD PXkKQ09ORklHX0RNST15CkNPTkZJR19HQVJUX0lPTU1VPXkKIyBDT05GSUdfQ0FMR0FSWV9JT01N VSBpcyBub3Qgc2V0CkNPTkZJR19TV0lPVExCPXkKQ09ORklHX0lPTU1VX0hFTFBFUj15CiMgQ09O RklHX01BWFNNUCBpcyBub3Qgc2V0CkNPTkZJR19OUl9DUFVTPTQKIyBDT05GSUdfU0NIRURfU01U IGlzIG5vdCBzZXQKQ09ORklHX1NDSEVEX01DPXkKIyBDT05GSUdfUFJFRU1QVF9OT05FIGlzIG5v dCBzZXQKQ09ORklHX1BSRUVNUFRfVk9MVU5UQVJZPXkKIyBDT05GSUdfUFJFRU1QVCBpcyBub3Qg c2V0CkNPTkZJR19QUkVFTVBUX0NPVU5UPXkKQ09ORklHX1g4Nl9MT0NBTF9BUElDPXkKQ09ORklH X1g4Nl9JT19BUElDPXkKQ09ORklHX1g4Nl9SRVJPVVRFX0ZPUl9CUk9LRU5fQk9PVF9JUlFTPXkK Q09ORklHX1g4Nl9NQ0U9eQpDT05GSUdfWDg2X01DRV9JTlRFTD15CiMgQ09ORklHX1g4Nl9NQ0Vf QU1EIGlzIG5vdCBzZXQKQ09ORklHX1g4Nl9NQ0VfVEhSRVNIT0xEPXkKIyBDT05GSUdfWDg2X01D RV9JTkpFQ1QgaXMgbm90IHNldApDT05GSUdfWDg2X1RIRVJNQUxfVkVDVE9SPXkKIyBDT05GSUdf SThLIGlzIG5vdCBzZXQKQ09ORklHX01JQ1JPQ09ERT15CkNPTkZJR19NSUNST0NPREVfSU5URUw9 eQojIENPTkZJR19NSUNST0NPREVfQU1EIGlzIG5vdCBzZXQKQ09ORklHX01JQ1JPQ09ERV9PTERf SU5URVJGQUNFPXkKQ09ORklHX1g4Nl9NU1I9eQpDT05GSUdfWDg2X0NQVUlEPXkKQ09ORklHX0FS Q0hfUEhZU19BRERSX1RfNjRCSVQ9eQpDT05GSUdfQVJDSF9ETUFfQUREUl9UXzY0QklUPXkKQ09O RklHX0RJUkVDVF9HQlBBR0VTPXkKIyBDT05GSUdfTlVNQSBpcyBub3Qgc2V0CkNPTkZJR19BUkNI X1NQQVJTRU1FTV9FTkFCTEU9eQpDT05GSUdfQVJDSF9TUEFSU0VNRU1fREVGQVVMVD15CkNPTkZJ R19BUkNIX1NFTEVDVF9NRU1PUllfTU9ERUw9eQpDT05GSUdfQVJDSF9QUk9DX0tDT1JFX1RFWFQ9 eQpDT05GSUdfSUxMRUdBTF9QT0lOVEVSX1ZBTFVFPTB4ZGVhZDAwMDAwMDAwMDAwMApDT05GSUdf U0VMRUNUX01FTU9SWV9NT0RFTD15CkNPTkZJR19TUEFSU0VNRU1fTUFOVUFMPXkKQ09ORklHX1NQ QVJTRU1FTT15CkNPTkZJR19IQVZFX01FTU9SWV9QUkVTRU5UPXkKQ09ORklHX1NQQVJTRU1FTV9F WFRSRU1FPXkKQ09ORklHX1NQQVJTRU1FTV9WTUVNTUFQX0VOQUJMRT15CkNPTkZJR19TUEFSU0VN RU1fQUxMT0NfTUVNX01BUF9UT0dFVEhFUj15CkNPTkZJR19TUEFSU0VNRU1fVk1FTU1BUD15CkNP TkZJR19IQVZFX01FTUJMT0NLPXkKQ09ORklHX0hBVkVfTUVNQkxPQ0tfTk9ERV9NQVA9eQpDT05G SUdfQVJDSF9ESVNDQVJEX01FTUJMT0NLPXkKIyBDT05GSUdfTUVNT1JZX0hPVFBMVUcgaXMgbm90 IHNldApDT05GSUdfUEFHRUZMQUdTX0VYVEVOREVEPXkKQ09ORklHX1NQTElUX1BUTE9DS19DUFVT PTk5OTk5OQpDT05GSUdfQ09NUEFDVElPTj15CkNPTkZJR19NSUdSQVRJT049eQpDT05GSUdfUEhZ U19BRERSX1RfNjRCSVQ9eQpDT05GSUdfWk9ORV9ETUFfRkxBRz0xCkNPTkZJR19CT1VOQ0U9eQpD T05GSUdfVklSVF9UT19CVVM9eQpDT05GSUdfS1NNPXkKQ09ORklHX0RFRkFVTFRfTU1BUF9NSU5f QUREUj02NTUzNgpDT05GSUdfQVJDSF9TVVBQT1JUU19NRU1PUllfRkFJTFVSRT15CiMgQ09ORklH X01FTU9SWV9GQUlMVVJFIGlzIG5vdCBzZXQKQ09ORklHX1RSQU5TUEFSRU5UX0hVR0VQQUdFPXkK Q09ORklHX1RSQU5TUEFSRU5UX0hVR0VQQUdFX0FMV0FZUz15CiMgQ09ORklHX1RSQU5TUEFSRU5U X0hVR0VQQUdFX01BRFZJU0UgaXMgbm90IHNldApDT05GSUdfQ1JPU1NfTUVNT1JZX0FUVEFDSD15 CkNPTkZJR19DTEVBTkNBQ0hFPXkKIyBDT05GSUdfRlJPTlRTV0FQIGlzIG5vdCBzZXQKQ09ORklH X1g4Nl9DSEVDS19CSU9TX0NPUlJVUFRJT049eQpDT05GSUdfWDg2X0JPT1RQQVJBTV9NRU1PUllf Q09SUlVQVElPTl9DSEVDSz15CkNPTkZJR19YODZfUkVTRVJWRV9MT1c9NjQKQ09ORklHX01UUlI9 eQpDT05GSUdfTVRSUl9TQU5JVElaRVI9eQpDT05GSUdfTVRSUl9TQU5JVElaRVJfRU5BQkxFX0RF RkFVTFQ9MApDT05GSUdfTVRSUl9TQU5JVElaRVJfU1BBUkVfUkVHX05SX0RFRkFVTFQ9MQpDT05G SUdfWDg2X1BBVD15CkNPTkZJR19BUkNIX1VTRVNfUEdfVU5DQUNIRUQ9eQpDT05GSUdfQVJDSF9S QU5ET009eQpDT05GSUdfWDg2X1NNQVA9eQojIENPTkZJR19FRkkgaXMgbm90IHNldApDT05GSUdf U0VDQ09NUD15CkNPTkZJR19DQ19TVEFDS1BST1RFQ1RPUj15CiMgQ09ORklHX0haXzEwMCBpcyBu b3Qgc2V0CiMgQ09ORklHX0haXzI1MCBpcyBub3Qgc2V0CiMgQ09ORklHX0haXzMwMCBpcyBub3Qg c2V0CkNPTkZJR19IWl8xMDAwPXkKQ09ORklHX0haPTEwMDAKQ09ORklHX1NDSEVEX0hSVElDSz15 CiMgQ09ORklHX0tFWEVDIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JBU0hfRFVNUCBpcyBub3Qgc2V0 CkNPTkZJR19QSFlTSUNBTF9TVEFSVD0weDEwMDAwMDAKIyBDT05GSUdfUkVMT0NBVEFCTEUgaXMg bm90IHNldApDT05GSUdfUEhZU0lDQUxfQUxJR049MHgxMDAwMDAwCkNPTkZJR19IT1RQTFVHX0NQ VT15CiMgQ09ORklHX0NPTVBBVF9WRFNPIGlzIG5vdCBzZXQKIyBDT05GSUdfQ01ETElORV9CT09M IGlzIG5vdCBzZXQKQ09ORklHX0FSQ0hfRU5BQkxFX01FTU9SWV9IT1RQTFVHPXkKCiMKIyBQb3dl ciBtYW5hZ2VtZW50IGFuZCBBQ1BJIG9wdGlvbnMKIwpDT05GSUdfU1VTUEVORD15CkNPTkZJR19T VVNQRU5EX0ZSRUVaRVI9eQojIENPTkZJR19ISUJFUk5BVElPTiBpcyBub3Qgc2V0CkNPTkZJR19Q TV9TTEVFUD15CkNPTkZJR19QTV9TTEVFUF9TTVA9eQojIENPTkZJR19QTV9BVVRPU0xFRVAgaXMg bm90IHNldAojIENPTkZJR19QTV9XQUtFTE9DS1MgaXMgbm90IHNldApDT05GSUdfUE1fUlVOVElN RT15CkNPTkZJR19QTT15CkNPTkZJR19QTV9ERUJVRz15CiMgQ09ORklHX1BNX0FEVkFOQ0VEX0RF QlVHIGlzIG5vdCBzZXQKIyBDT05GSUdfUE1fVEVTVF9TVVNQRU5EIGlzIG5vdCBzZXQKQ09ORklH X1BNX1NMRUVQX0RFQlVHPXkKIyBDT05GSUdfUE1fVFJBQ0VfUlRDIGlzIG5vdCBzZXQKQ09ORklH X0FDUEk9eQpDT05GSUdfQUNQSV9TTEVFUD15CiMgQ09ORklHX0FDUElfUFJPQ0ZTIGlzIG5vdCBz ZXQKIyBDT05GSUdfQUNQSV9QUk9DRlNfUE9XRVIgaXMgbm90IHNldAojIENPTkZJR19BQ1BJX0VD X0RFQlVHRlMgaXMgbm90IHNldAojIENPTkZJR19BQ1BJX1BST0NfRVZFTlQgaXMgbm90IHNldAoj IENPTkZJR19BQ1BJX0FDIGlzIG5vdCBzZXQKIyBDT05GSUdfQUNQSV9CQVRURVJZIGlzIG5vdCBz ZXQKQ09ORklHX0FDUElfQlVUVE9OPXkKQ09ORklHX0FDUElfVklERU89eQpDT05GSUdfQUNQSV9G QU49eQpDT05GSUdfQUNQSV9ET0NLPXkKQ09ORklHX0FDUElfUFJPQ0VTU09SPXkKQ09ORklHX0FD UElfSE9UUExVR19DUFU9eQpDT05GSUdfQUNQSV9QUk9DRVNTT1JfQUdHUkVHQVRPUj15CkNPTkZJ R19BQ1BJX1RIRVJNQUw9eQojIENPTkZJR19BQ1BJX0NVU1RPTV9EU0RUIGlzIG5vdCBzZXQKQ09O RklHX0FDUElfQkxBQ0tMSVNUX1lFQVI9MAojIENPTkZJR19BQ1BJX0RFQlVHIGlzIG5vdCBzZXQK IyBDT05GSUdfQUNQSV9QQ0lfU0xPVCBpcyBub3Qgc2V0CkNPTkZJR19YODZfUE1fVElNRVI9eQpD T05GSUdfQUNQSV9DT05UQUlORVI9eQojIENPTkZJR19BQ1BJX1NCUyBpcyBub3Qgc2V0CkNPTkZJ R19BQ1BJX0hFRD15CiMgQ09ORklHX0FDUElfQ1VTVE9NX01FVEhPRCBpcyBub3Qgc2V0CkNPTkZJ R19BQ1BJX0FQRUk9eQpDT05GSUdfQUNQSV9BUEVJX0dIRVM9eQpDT05GSUdfQUNQSV9BUEVJX1BD SUVBRVI9eQojIENPTkZJR19BQ1BJX0FQRUlfRUlOSiBpcyBub3Qgc2V0CiMgQ09ORklHX0FDUElf QVBFSV9FUlNUX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdfU0ZJIGlzIG5vdCBzZXQKCiMKIyBD UFUgRnJlcXVlbmN5IHNjYWxpbmcKIwpDT05GSUdfQ1BVX0ZSRVE9eQpDT05GSUdfQ1BVX0ZSRVFf VEFCTEU9eQojIENPTkZJR19DUFVfRlJFUV9TVEFUIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1BVX0ZS RVFfREVGQVVMVF9HT1ZfUEVSRk9STUFOQ0UgaXMgbm90IHNldAojIENPTkZJR19DUFVfRlJFUV9E RUZBVUxUX0dPVl9QT1dFUlNBVkUgaXMgbm90IHNldApDT05GSUdfQ1BVX0ZSRVFfREVGQVVMVF9H T1ZfVVNFUlNQQUNFPXkKIyBDT05GSUdfQ1BVX0ZSRVFfREVGQVVMVF9HT1ZfT05ERU1BTkQgaXMg bm90IHNldAojIENPTkZJR19DUFVfRlJFUV9ERUZBVUxUX0dPVl9DT05TRVJWQVRJVkUgaXMgbm90 IHNldApDT05GSUdfQ1BVX0ZSRVFfR09WX1BFUkZPUk1BTkNFPXkKIyBDT05GSUdfQ1BVX0ZSRVFf R09WX1BPV0VSU0FWRSBpcyBub3Qgc2V0CkNPTkZJR19DUFVfRlJFUV9HT1ZfVVNFUlNQQUNFPXkK Q09ORklHX0NQVV9GUkVRX0dPVl9PTkRFTUFORD15CiMgQ09ORklHX0NQVV9GUkVRX0dPVl9DT05T RVJWQVRJVkUgaXMgbm90IHNldAoKIwojIHg4NiBDUFUgZnJlcXVlbmN5IHNjYWxpbmcgZHJpdmVy cwojCiMgQ09ORklHX1g4Nl9QQ0NfQ1BVRlJFUSBpcyBub3Qgc2V0CkNPTkZJR19YODZfQUNQSV9D UFVGUkVRPXkKQ09ORklHX1g4Nl9BQ1BJX0NQVUZSRVFfQ1BCPXkKIyBDT05GSUdfWDg2X1BPV0VS Tk9XX0s4IGlzIG5vdCBzZXQKIyBDT05GSUdfWDg2X1NQRUVEU1RFUF9DRU5UUklOTyBpcyBub3Qg c2V0CiMgQ09ORklHX1g4Nl9QNF9DTE9DS01PRCBpcyBub3Qgc2V0CgojCiMgc2hhcmVkIG9wdGlv bnMKIwojIENPTkZJR19YODZfU1BFRURTVEVQX0xJQiBpcyBub3Qgc2V0CkNPTkZJR19DUFVfSURM RT15CkNPTkZJR19DUFVfSURMRV9HT1ZfTEFEREVSPXkKQ09ORklHX0NQVV9JRExFX0dPVl9NRU5V PXkKIyBDT05GSUdfQVJDSF9ORUVEU19DUFVfSURMRV9DT1VQTEVEIGlzIG5vdCBzZXQKQ09ORklH X0lOVEVMX0lETEU9eQoKIwojIE1lbW9yeSBwb3dlciBzYXZpbmdzCiMKIyBDT05GSUdfSTczMDBf SURMRSBpcyBub3Qgc2V0CgojCiMgQnVzIG9wdGlvbnMgKFBDSSBldGMuKQojCkNPTkZJR19QQ0k9 eQpDT05GSUdfUENJX0RJUkVDVD15CiMgQ09ORklHX1BDSV9NTUNPTkZJRyBpcyBub3Qgc2V0CkNP TkZJR19QQ0lfRE9NQUlOUz15CiMgQ09ORklHX1BDSV9DTkIyMExFX1FVSVJLIGlzIG5vdCBzZXQK Q09ORklHX1BDSUVQT1JUQlVTPXkKQ09ORklHX1BDSUVBRVI9eQojIENPTkZJR19QQ0lFX0VDUkMg aXMgbm90IHNldAojIENPTkZJR19QQ0lFQUVSX0lOSkVDVCBpcyBub3Qgc2V0CkNPTkZJR19QQ0lF QVNQTT15CkNPTkZJR19QQ0lFQVNQTV9ERUJVRz15CkNPTkZJR19QQ0lFQVNQTV9ERUZBVUxUPXkK IyBDT05GSUdfUENJRUFTUE1fUE9XRVJTQVZFIGlzIG5vdCBzZXQKIyBDT05GSUdfUENJRUFTUE1f UEVSRk9STUFOQ0UgaXMgbm90IHNldApDT05GSUdfUENJRV9QTUU9eQpDT05GSUdfQVJDSF9TVVBQ T1JUU19NU0k9eQpDT05GSUdfUENJX01TST15CiMgQ09ORklHX1BDSV9ERUJVRyBpcyBub3Qgc2V0 CiMgQ09ORklHX1BDSV9SRUFMTE9DX0VOQUJMRV9BVVRPIGlzIG5vdCBzZXQKIyBDT05GSUdfUENJ X1NUVUIgaXMgbm90IHNldApDT05GSUdfSFRfSVJRPXkKQ09ORklHX1BDSV9BVFM9eQpDT05GSUdf UENJX0lPVj15CiMgQ09ORklHX1BDSV9QUkkgaXMgbm90IHNldAojIENPTkZJR19QQ0lfUEFTSUQg aXMgbm90IHNldApDT05GSUdfUENJX0lPQVBJQz15CkNPTkZJR19QQ0lfTEFCRUw9eQpDT05GSUdf SVNBX0RNQV9BUEk9eQpDT05GSUdfQU1EX05CPXkKQ09ORklHX1BDQ0FSRD15CkNPTkZJR19QQ01D SUE9eQojIENPTkZJR19QQ01DSUFfTE9BRF9DSVMgaXMgbm90IHNldApDT05GSUdfQ0FSREJVUz15 CgojCiMgUEMtY2FyZCBicmlkZ2VzCiMKQ09ORklHX1lFTlRBPXkKQ09ORklHX1lFTlRBX08yPXkK Q09ORklHX1lFTlRBX1JJQ09IPXkKQ09ORklHX1lFTlRBX1RJPXkKQ09ORklHX1lFTlRBX0VORV9U VU5FPXkKQ09ORklHX1lFTlRBX1RPU0hJQkE9eQojIENPTkZJR19QRDY3MjkgaXMgbm90IHNldAoj IENPTkZJR19JODIwOTIgaXMgbm90IHNldApDT05GSUdfUENDQVJEX05PTlNUQVRJQz15CiMgQ09O RklHX0hPVFBMVUdfUENJIGlzIG5vdCBzZXQKIyBDT05GSUdfUkFQSURJTyBpcyBub3Qgc2V0Cgoj CiMgRXhlY3V0YWJsZSBmaWxlIGZvcm1hdHMgLyBFbXVsYXRpb25zCiMKQ09ORklHX0JJTkZNVF9F TEY9eQpDT05GSUdfQ09NUEFUX0JJTkZNVF9FTEY9eQpDT05GSUdfQVJDSF9CSU5GTVRfRUxGX1JB TkRPTUlaRV9QSUU9eQpDT05GSUdfQ09SRV9EVU1QX0RFRkFVTFRfRUxGX0hFQURFUlM9eQojIENP TkZJR19IQVZFX0FPVVQgaXMgbm90IHNldApDT05GSUdfQklORk1UX01JU0M9eQpDT05GSUdfQ09S RURVTVA9eQpDT05GSUdfSUEzMl9FTVVMQVRJT049eQojIENPTkZJR19JQTMyX0FPVVQgaXMgbm90 IHNldAojIENPTkZJR19YODZfWDMyIGlzIG5vdCBzZXQKQ09ORklHX0NPTVBBVD15CkNPTkZJR19D T01QQVRfRk9SX1U2NF9BTElHTk1FTlQ9eQpDT05GSUdfU1lTVklQQ19DT01QQVQ9eQpDT05GSUdf SEFWRV9URVhUX1BPS0VfU01QPXkKQ09ORklHX1g4Nl9ERVZfRE1BX09QUz15CkNPTkZJR19ORVQ9 eQpDT05GSUdfQ09NUEFUX05FVExJTktfTUVTU0FHRVM9eQoKIwojIE5ldHdvcmtpbmcgb3B0aW9u cwojCkNPTkZJR19QQUNLRVQ9eQpDT05GSUdfUEFDS0VUX0RJQUc9eQpDT05GSUdfVU5JWD15CkNP TkZJR19VTklYX0RJQUc9eQpDT05GSUdfWEZSTT15CkNPTkZJR19YRlJNX0FMR089eQpDT05GSUdf WEZSTV9VU0VSPXkKIyBDT05GSUdfWEZSTV9TVUJfUE9MSUNZIGlzIG5vdCBzZXQKIyBDT05GSUdf WEZSTV9NSUdSQVRFIGlzIG5vdCBzZXQKIyBDT05GSUdfWEZSTV9TVEFUSVNUSUNTIGlzIG5vdCBz ZXQKIyBDT05GSUdfTkVUX0tFWSBpcyBub3Qgc2V0CkNPTkZJR19JTkVUPXkKQ09ORklHX0lQX01V TFRJQ0FTVD15CiMgQ09ORklHX0lQX0FEVkFOQ0VEX1JPVVRFUiBpcyBub3Qgc2V0CiMgQ09ORklH X0lQX1BOUCBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9JUElQIGlzIG5vdCBzZXQKIyBDT05GSUdf TkVUX0lQR1JFX0RFTVVYIGlzIG5vdCBzZXQKIyBDT05GSUdfSVBfTVJPVVRFIGlzIG5vdCBzZXQK IyBDT05GSUdfQVJQRCBpcyBub3Qgc2V0CiMgQ09ORklHX1NZTl9DT09LSUVTIGlzIG5vdCBzZXQK IyBDT05GSUdfSU5FVF9BSCBpcyBub3Qgc2V0CiMgQ09ORklHX0lORVRfRVNQIGlzIG5vdCBzZXQK IyBDT05GSUdfSU5FVF9JUENPTVAgaXMgbm90IHNldAojIENPTkZJR19JTkVUX1hGUk1fVFVOTkVM IGlzIG5vdCBzZXQKIyBDT05GSUdfSU5FVF9UVU5ORUwgaXMgbm90IHNldAojIENPTkZJR19JTkVU X1hGUk1fTU9ERV9UUkFOU1BPUlQgaXMgbm90IHNldAojIENPTkZJR19JTkVUX1hGUk1fTU9ERV9U VU5ORUwgaXMgbm90IHNldAojIENPTkZJR19JTkVUX1hGUk1fTU9ERV9CRUVUIGlzIG5vdCBzZXQK Q09ORklHX0lORVRfTFJPPXkKIyBDT05GSUdfSU5FVF9ESUFHIGlzIG5vdCBzZXQKIyBDT05GSUdf VENQX0NPTkdfQURWQU5DRUQgaXMgbm90IHNldApDT05GSUdfVENQX0NPTkdfQ1VCSUM9eQpDT05G SUdfREVGQVVMVF9UQ1BfQ09ORz0iY3ViaWMiCiMgQ09ORklHX1RDUF9NRDVTSUcgaXMgbm90IHNl dAojIENPTkZJR19JUFY2IGlzIG5vdCBzZXQKQ09ORklHX05FVFdPUktfU0VDTUFSSz15CiMgQ09O RklHX05FVFdPUktfUEhZX1RJTUVTVEFNUElORyBpcyBub3Qgc2V0CiMgQ09ORklHX05FVEZJTFRF UiBpcyBub3Qgc2V0CiMgQ09ORklHX0lQX0RDQ1AgaXMgbm90IHNldAojIENPTkZJR19JUF9TQ1RQ IGlzIG5vdCBzZXQKIyBDT05GSUdfUkRTIGlzIG5vdCBzZXQKIyBDT05GSUdfVElQQyBpcyBub3Qg c2V0CiMgQ09ORklHX0FUTSBpcyBub3Qgc2V0CiMgQ09ORklHX0wyVFAgaXMgbm90IHNldAojIENP TkZJR19CUklER0UgaXMgbm90IHNldAojIENPTkZJR19ORVRfRFNBIGlzIG5vdCBzZXQKIyBDT05G SUdfVkxBTl84MDIxUSBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQ05FVCBpcyBub3Qgc2V0CiMgQ09O RklHX0xMQzIgaXMgbm90IHNldAojIENPTkZJR19JUFggaXMgbm90IHNldAojIENPTkZJR19BVEFM SyBpcyBub3Qgc2V0CiMgQ09ORklHX1gyNSBpcyBub3Qgc2V0CiMgQ09ORklHX0xBUEIgaXMgbm90 IHNldAojIENPTkZJR19XQU5fUk9VVEVSIGlzIG5vdCBzZXQKIyBDT05GSUdfUEhPTkVUIGlzIG5v dCBzZXQKIyBDT05GSUdfSUVFRTgwMjE1NCBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9TQ0hFRCBp cyBub3Qgc2V0CiMgQ09ORklHX0RDQiBpcyBub3Qgc2V0CiMgQ09ORklHX0JBVE1BTl9BRFYgaXMg bm90IHNldAojIENPTkZJR19PUEVOVlNXSVRDSCBpcyBub3Qgc2V0CkNPTkZJR19SUFM9eQpDT05G SUdfUkZTX0FDQ0VMPXkKQ09ORklHX1hQUz15CiMgQ09ORklHX05FVFBSSU9fQ0dST1VQIGlzIG5v dCBzZXQKQ09ORklHX0JRTD15CiMgQ09ORklHX0JQRl9KSVQgaXMgbm90IHNldAoKIwojIE5ldHdv cmsgdGVzdGluZwojCiMgQ09ORklHX05FVF9QS1RHRU4gaXMgbm90IHNldAojIENPTkZJR19ORVRf RFJPUF9NT05JVE9SIGlzIG5vdCBzZXQKIyBDT05GSUdfSEFNUkFESU8gaXMgbm90IHNldAojIENP TkZJR19DQU4gaXMgbm90IHNldAojIENPTkZJR19JUkRBIGlzIG5vdCBzZXQKIyBDT05GSUdfQlQg aXMgbm90IHNldAojIENPTkZJR19BRl9SWFJQQyBpcyBub3Qgc2V0CkNPTkZJR19XSVJFTEVTUz15 CkNPTkZJR19XSVJFTEVTU19FWFQ9eQpDT05GSUdfV0VYVF9DT1JFPXkKQ09ORklHX1dFWFRfUFJP Qz15CkNPTkZJR19XRVhUX1NQWT15CkNPTkZJR19XRVhUX1BSSVY9eQpDT05GSUdfQ0ZHODAyMTE9 bQojIENPTkZJR19OTDgwMjExX1RFU1RNT0RFIGlzIG5vdCBzZXQKQ09ORklHX0NGRzgwMjExX0RF VkVMT1BFUl9XQVJOSU5HUz15CkNPTkZJR19DRkc4MDIxMV9SRUdfREVCVUc9eQojIENPTkZJR19D Rkc4MDIxMV9DRVJUSUZJQ0FUSU9OX09OVVMgaXMgbm90IHNldApDT05GSUdfQ0ZHODAyMTFfREVG QVVMVF9QUz15CkNPTkZJR19DRkc4MDIxMV9ERUJVR0ZTPXkKIyBDT05GSUdfQ0ZHODAyMTFfSU5U RVJOQUxfUkVHREIgaXMgbm90IHNldApDT05GSUdfQ0ZHODAyMTFfV0VYVD15CkNPTkZJR19MSUI4 MDIxMT1tCkNPTkZJR19MSUI4MDIxMV9DUllQVF9XRVA9bQpDT05GSUdfTElCODAyMTFfQ1JZUFRf Q0NNUD1tCkNPTkZJR19MSUI4MDIxMV9DUllQVF9US0lQPW0KIyBDT05GSUdfTElCODAyMTFfREVC VUcgaXMgbm90IHNldApDT05GSUdfTUFDODAyMTE9bQpDT05GSUdfTUFDODAyMTFfSEFTX1JDPXkK Q09ORklHX01BQzgwMjExX1JDX1BJRD15CkNPTkZJR19NQUM4MDIxMV9SQ19NSU5TVFJFTD15CkNP TkZJR19NQUM4MDIxMV9SQ19NSU5TVFJFTF9IVD15CiMgQ09ORklHX01BQzgwMjExX1JDX0RFRkFV TFRfUElEIGlzIG5vdCBzZXQKQ09ORklHX01BQzgwMjExX1JDX0RFRkFVTFRfTUlOU1RSRUw9eQpD T05GSUdfTUFDODAyMTFfUkNfREVGQVVMVD0ibWluc3RyZWxfaHQiCiMgQ09ORklHX01BQzgwMjEx X01FU0ggaXMgbm90IHNldApDT05GSUdfTUFDODAyMTFfTEVEUz15CkNPTkZJR19NQUM4MDIxMV9E RUJVR0ZTPXkKIyBDT05GSUdfTUFDODAyMTFfTUVTU0FHRV9UUkFDSU5HIGlzIG5vdCBzZXQKQ09O RklHX01BQzgwMjExX0RFQlVHX01FTlU9eQpDT05GSUdfTUFDODAyMTFfTk9JTkxJTkU9eQpDT05G SUdfTUFDODAyMTFfVkVSQk9TRV9ERUJVRz15CiMgQ09ORklHX01BQzgwMjExX01MTUVfREVCVUcg aXMgbm90IHNldAojIENPTkZJR19NQUM4MDIxMV9TVEFfREVCVUcgaXMgbm90IHNldApDT05GSUdf TUFDODAyMTFfSFRfREVCVUc9eQpDT05GSUdfTUFDODAyMTFfSUJTU19ERUJVRz15CiMgQ09ORklH X01BQzgwMjExX1BTX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdfTUFDODAyMTFfVERMU19ERUJV RyBpcyBub3Qgc2V0CkNPTkZJR19NQUM4MDIxMV9ERUJVR19DT1VOVEVSUz15CiMgQ09ORklHX1dJ TUFYIGlzIG5vdCBzZXQKQ09ORklHX1JGS0lMTD15CkNPTkZJR19SRktJTExfTEVEUz15CkNPTkZJ R19SRktJTExfSU5QVVQ9eQojIENPTkZJR19ORVRfOVAgaXMgbm90IHNldAojIENPTkZJR19DQUlG IGlzIG5vdCBzZXQKIyBDT05GSUdfQ0VQSF9MSUIgaXMgbm90IHNldAojIENPTkZJR19ORkMgaXMg bm90IHNldApDT05GSUdfSEFWRV9CUEZfSklUPXkKCiMKIyBEZXZpY2UgRHJpdmVycwojCgojCiMg R2VuZXJpYyBEcml2ZXIgT3B0aW9ucwojCkNPTkZJR19VRVZFTlRfSEVMUEVSX1BBVEg9Ii9zYmlu L2hvdHBsdWciCkNPTkZJR19ERVZUTVBGUz15CkNPTkZJR19ERVZUTVBGU19NT1VOVD15CkNPTkZJ R19TVEFOREFMT05FPXkKQ09ORklHX1BSRVZFTlRfRklSTVdBUkVfQlVJTEQ9eQpDT05GSUdfRldf TE9BREVSPXkKQ09ORklHX0ZJUk1XQVJFX0lOX0tFUk5FTD15CkNPTkZJR19FWFRSQV9GSVJNV0FS RT0iIgojIENPTkZJR19ERUJVR19EUklWRVIgaXMgbm90IHNldApDT05GSUdfREVCVUdfREVWUkVT PXkKIyBDT05GSUdfU1lTX0hZUEVSVklTT1IgaXMgbm90IHNldAojIENPTkZJR19HRU5FUklDX0NQ VV9ERVZJQ0VTIGlzIG5vdCBzZXQKQ09ORklHX0RNQV9TSEFSRURfQlVGRkVSPXkKCiMKIyBCdXMg ZGV2aWNlcwojCiMgQ09ORklHX09NQVBfT0NQMlNDUCBpcyBub3Qgc2V0CkNPTkZJR19DT05ORUNU T1I9eQpDT05GSUdfUFJPQ19FVkVOVFM9eQojIENPTkZJR19NVEQgaXMgbm90IHNldAojIENPTkZJ R19QQVJQT1JUIGlzIG5vdCBzZXQKQ09ORklHX1BOUD15CkNPTkZJR19QTlBfREVCVUdfTUVTU0FH RVM9eQoKIwojIFByb3RvY29scwojCkNPTkZJR19QTlBBQ1BJPXkKQ09ORklHX0JMS19ERVY9eQoj IENPTkZJR19CTEtfREVWX0ZEIGlzIG5vdCBzZXQKIyBDT05GSUdfQkxLX0RFVl9QQ0lFU1NEX01U SVAzMlhYIGlzIG5vdCBzZXQKIyBDT05GSUdfQkxLX0NQUV9EQSBpcyBub3Qgc2V0CiMgQ09ORklH X0JMS19DUFFfQ0lTU19EQSBpcyBub3Qgc2V0CiMgQ09ORklHX0JMS19ERVZfREFDOTYwIGlzIG5v dCBzZXQKIyBDT05GSUdfQkxLX0RFVl9VTUVNIGlzIG5vdCBzZXQKIyBDT05GSUdfQkxLX0RFVl9D T1dfQ09NTU9OIGlzIG5vdCBzZXQKQ09ORklHX0JMS19ERVZfTE9PUD15CkNPTkZJR19CTEtfREVW X0xPT1BfTUlOX0NPVU5UPTgKIyBDT05GSUdfQkxLX0RFVl9DUllQVE9MT09QIGlzIG5vdCBzZXQK IyBDT05GSUdfQkxLX0RFVl9EUkJEIGlzIG5vdCBzZXQKIyBDT05GSUdfQkxLX0RFVl9OQkQgaXMg bm90IHNldAojIENPTkZJR19CTEtfREVWX05WTUUgaXMgbm90IHNldAojIENPTkZJR19CTEtfREVW X1NYOCBpcyBub3Qgc2V0CiMgQ09ORklHX0JMS19ERVZfUkFNIGlzIG5vdCBzZXQKIyBDT05GSUdf Q0RST01fUEtUQ0RWRCBpcyBub3Qgc2V0CiMgQ09ORklHX0FUQV9PVkVSX0VUSCBpcyBub3Qgc2V0 CiMgQ09ORklHX0JMS19ERVZfSEQgaXMgbm90IHNldAojIENPTkZJR19CTEtfREVWX1JCRCBpcyBu b3Qgc2V0CgojCiMgTWlzYyBkZXZpY2VzCiMKIyBDT05GSUdfU0VOU09SU19MSVMzTFYwMkQgaXMg bm90IHNldAojIENPTkZJR19BRDUyNVhfRFBPVCBpcyBub3Qgc2V0CiMgQ09ORklHX0lCTV9BU00g aXMgbm90IHNldAojIENPTkZJR19QSEFOVE9NIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5URUxfTUlE X1BUSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NHSV9JT0M0IGlzIG5vdCBzZXQKIyBDT05GSUdfVElG TV9DT1JFIGlzIG5vdCBzZXQKIyBDT05GSUdfSUNTOTMyUzQwMSBpcyBub3Qgc2V0CiMgQ09ORklH X0VOQ0xPU1VSRV9TRVJWSUNFUyBpcyBub3Qgc2V0CiMgQ09ORklHX0hQX0lMTyBpcyBub3Qgc2V0 CiMgQ09ORklHX0FQRFM5ODAyQUxTIGlzIG5vdCBzZXQKIyBDT05GSUdfSVNMMjkwMDMgaXMgbm90 IHNldAojIENPTkZJR19JU0wyOTAyMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfVFNMMjU1 MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfQkgxNzgwIGlzIG5vdCBzZXQKIyBDT05GSUdf U0VOU09SU19CSDE3NzAgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0FQRFM5OTBYIGlzIG5v dCBzZXQKIyBDT05GSUdfSE1DNjM1MiBpcyBub3Qgc2V0CiMgQ09ORklHX0RTMTY4MiBpcyBub3Qg c2V0CiMgQ09ORklHX1ZNV0FSRV9CQUxMT09OIGlzIG5vdCBzZXQKIyBDT05GSUdfQk1QMDg1X0ky QyBpcyBub3Qgc2V0CiMgQ09ORklHX1BDSF9QSFVCIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1NX SVRDSF9GU0E5NDgwIGlzIG5vdCBzZXQKIyBDT05GSUdfQzJQT1JUIGlzIG5vdCBzZXQKCiMKIyBF RVBST00gc3VwcG9ydAojCiMgQ09ORklHX0VFUFJPTV9BVDI0IGlzIG5vdCBzZXQKIyBDT05GSUdf RUVQUk9NX0xFR0FDWSBpcyBub3Qgc2V0CiMgQ09ORklHX0VFUFJPTV9NQVg2ODc1IGlzIG5vdCBz ZXQKIyBDT05GSUdfRUVQUk9NXzkzQ1g2IGlzIG5vdCBzZXQKIyBDT05GSUdfQ0I3MTBfQ09SRSBp cyBub3Qgc2V0CgojCiMgVGV4YXMgSW5zdHJ1bWVudHMgc2hhcmVkIHRyYW5zcG9ydCBsaW5lIGRp c2NpcGxpbmUKIwojIENPTkZJR19TRU5TT1JTX0xJUzNfSTJDIGlzIG5vdCBzZXQKCiMKIyBBbHRl cmEgRlBHQSBmaXJtd2FyZSBkb3dubG9hZCBtb2R1bGUKIwojIENPTkZJR19BTFRFUkFfU1RBUEwg aXMgbm90IHNldAojIENPTkZJR19JTlRFTF9NRUkgaXMgbm90IHNldApDT05GSUdfSEFWRV9JREU9 eQojIENPTkZJR19JREUgaXMgbm90IHNldAoKIwojIFNDU0kgZGV2aWNlIHN1cHBvcnQKIwpDT05G SUdfU0NTSV9NT0Q9eQojIENPTkZJR19SQUlEX0FUVFJTIGlzIG5vdCBzZXQKQ09ORklHX1NDU0k9 eQpDT05GSUdfU0NTSV9ETUE9eQojIENPTkZJR19TQ1NJX1RHVCBpcyBub3Qgc2V0CiMgQ09ORklH X1NDU0lfTkVUTElOSyBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfUFJPQ19GUyBpcyBub3Qgc2V0 CgojCiMgU0NTSSBzdXBwb3J0IHR5cGUgKGRpc2ssIHRhcGUsIENELVJPTSkKIwpDT05GSUdfQkxL X0RFVl9TRD15CiMgQ09ORklHX0NIUl9ERVZfU1QgaXMgbm90IHNldAojIENPTkZJR19DSFJfREVW X09TU1QgaXMgbm90IHNldApDT05GSUdfQkxLX0RFVl9TUj15CkNPTkZJR19CTEtfREVWX1NSX1ZF TkRPUj15CkNPTkZJR19DSFJfREVWX1NHPXkKIyBDT05GSUdfQ0hSX0RFVl9TQ0ggaXMgbm90IHNl dAojIENPTkZJR19TQ1NJX01VTFRJX0xVTiBpcyBub3Qgc2V0CkNPTkZJR19TQ1NJX0NPTlNUQU5U Uz15CiMgQ09ORklHX1NDU0lfTE9HR0lORyBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfU0NBTl9B U1lOQyBpcyBub3Qgc2V0CgojCiMgU0NTSSBUcmFuc3BvcnRzCiMKQ09ORklHX1NDU0lfU1BJX0FU VFJTPXkKIyBDT05GSUdfU0NTSV9GQ19BVFRSUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfSVND U0lfQVRUUlMgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX1NBU19BVFRSUyBpcyBub3Qgc2V0CiMg Q09ORklHX1NDU0lfU0FTX0xJQlNBUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfU1JQX0FUVFJT IGlzIG5vdCBzZXQKIyBDT05GSUdfU0NTSV9MT1dMRVZFTCBpcyBub3Qgc2V0CiMgQ09ORklHX1ND U0lfTE9XTEVWRUxfUENNQ0lBIGlzIG5vdCBzZXQKIyBDT05GSUdfU0NTSV9ESCBpcyBub3Qgc2V0 CiMgQ09ORklHX1NDU0lfT1NEX0lOSVRJQVRPUiBpcyBub3Qgc2V0CkNPTkZJR19BVEE9eQojIENP TkZJR19BVEFfTk9OU1RBTkRBUkQgaXMgbm90IHNldApDT05GSUdfQVRBX1ZFUkJPU0VfRVJST1I9 eQpDT05GSUdfQVRBX0FDUEk9eQojIENPTkZJR19TQVRBX1BNUCBpcyBub3Qgc2V0CgojCiMgQ29u dHJvbGxlcnMgd2l0aCBub24tU0ZGIG5hdGl2ZSBpbnRlcmZhY2UKIwojIENPTkZJR19TQVRBX0FI Q0kgaXMgbm90IHNldAojIENPTkZJR19TQVRBX0FIQ0lfUExBVEZPUk0gaXMgbm90IHNldAojIENP TkZJR19TQVRBX0lOSUMxNjJYIGlzIG5vdCBzZXQKIyBDT05GSUdfU0FUQV9BQ0FSRF9BSENJIGlz IG5vdCBzZXQKIyBDT05GSUdfU0FUQV9TSUwyNCBpcyBub3Qgc2V0CkNPTkZJR19BVEFfU0ZGPXkK CiMKIyBTRkYgY29udHJvbGxlcnMgd2l0aCBjdXN0b20gRE1BIGludGVyZmFjZQojCiMgQ09ORklH X1BEQ19BRE1BIGlzIG5vdCBzZXQKIyBDT05GSUdfU0FUQV9RU1RPUiBpcyBub3Qgc2V0CiMgQ09O RklHX1NBVEFfU1g0IGlzIG5vdCBzZXQKQ09ORklHX0FUQV9CTURNQT15CgojCiMgU0FUQSBTRkYg Y29udHJvbGxlcnMgd2l0aCBCTURNQQojCkNPTkZJR19BVEFfUElJWD15CiMgQ09ORklHX1NBVEFf SElHSEJBTksgaXMgbm90IHNldAojIENPTkZJR19TQVRBX01WIGlzIG5vdCBzZXQKIyBDT05GSUdf U0FUQV9OViBpcyBub3Qgc2V0CiMgQ09ORklHX1NBVEFfUFJPTUlTRSBpcyBub3Qgc2V0CiMgQ09O RklHX1NBVEFfU0lMIGlzIG5vdCBzZXQKIyBDT05GSUdfU0FUQV9TSVMgaXMgbm90IHNldAojIENP TkZJR19TQVRBX1NWVyBpcyBub3Qgc2V0CiMgQ09ORklHX1NBVEFfVUxJIGlzIG5vdCBzZXQKIyBD T05GSUdfU0FUQV9WSUEgaXMgbm90IHNldAojIENPTkZJR19TQVRBX1ZJVEVTU0UgaXMgbm90IHNl dAoKIwojIFBBVEEgU0ZGIGNvbnRyb2xsZXJzIHdpdGggQk1ETUEKIwojIENPTkZJR19QQVRBX0FM SSBpcyBub3Qgc2V0CiMgQ09ORklHX1BBVEFfQU1EIGlzIG5vdCBzZXQKIyBDT05GSUdfUEFUQV9B UlRPUCBpcyBub3Qgc2V0CiMgQ09ORklHX1BBVEFfQVRJSVhQIGlzIG5vdCBzZXQKIyBDT05GSUdf UEFUQV9BVFA4NjdYIGlzIG5vdCBzZXQKIyBDT05GSUdfUEFUQV9DTUQ2NFggaXMgbm90IHNldAoj IENPTkZJR19QQVRBX0NTNTUyMCBpcyBub3Qgc2V0CiMgQ09ORklHX1BBVEFfQ1M1NTMwIGlzIG5v dCBzZXQKIyBDT05GSUdfUEFUQV9DUzU1MzYgaXMgbm90IHNldAojIENPTkZJR19QQVRBX0NZUFJF U1MgaXMgbm90IHNldAojIENPTkZJR19QQVRBX0VGQVIgaXMgbm90IHNldAojIENPTkZJR19QQVRB X0hQVDM2NiBpcyBub3Qgc2V0CiMgQ09ORklHX1BBVEFfSFBUMzdYIGlzIG5vdCBzZXQKIyBDT05G SUdfUEFUQV9IUFQzWDJOIGlzIG5vdCBzZXQKIyBDT05GSUdfUEFUQV9IUFQzWDMgaXMgbm90IHNl dAojIENPTkZJR19QQVRBX0lUODIxMyBpcyBub3Qgc2V0CiMgQ09ORklHX1BBVEFfSVQ4MjFYIGlz IG5vdCBzZXQKIyBDT05GSUdfUEFUQV9KTUlDUk9OIGlzIG5vdCBzZXQKIyBDT05GSUdfUEFUQV9N QVJWRUxMIGlzIG5vdCBzZXQKIyBDT05GSUdfUEFUQV9ORVRDRUxMIGlzIG5vdCBzZXQKIyBDT05G SUdfUEFUQV9OSU5KQTMyIGlzIG5vdCBzZXQKIyBDT05GSUdfUEFUQV9OUzg3NDE1IGlzIG5vdCBz ZXQKIyBDT05GSUdfUEFUQV9PTERQSUlYIGlzIG5vdCBzZXQKIyBDT05GSUdfUEFUQV9PUFRJRE1B IGlzIG5vdCBzZXQKIyBDT05GSUdfUEFUQV9QREMyMDI3WCBpcyBub3Qgc2V0CiMgQ09ORklHX1BB VEFfUERDX09MRCBpcyBub3Qgc2V0CiMgQ09ORklHX1BBVEFfUkFESVNZUyBpcyBub3Qgc2V0CiMg Q09ORklHX1BBVEFfUkRDIGlzIG5vdCBzZXQKIyBDT05GSUdfUEFUQV9TQzEyMDAgaXMgbm90IHNl dAojIENPTkZJR19QQVRBX1NDSCBpcyBub3Qgc2V0CiMgQ09ORklHX1BBVEFfU0VSVkVSV09SS1Mg aXMgbm90IHNldAojIENPTkZJR19QQVRBX1NJTDY4MCBpcyBub3Qgc2V0CiMgQ09ORklHX1BBVEFf U0lTIGlzIG5vdCBzZXQKIyBDT05GSUdfUEFUQV9UT1NISUJBIGlzIG5vdCBzZXQKIyBDT05GSUdf UEFUQV9UUklGTEVYIGlzIG5vdCBzZXQKIyBDT05GSUdfUEFUQV9WSUEgaXMgbm90IHNldAojIENP TkZJR19QQVRBX1dJTkJPTkQgaXMgbm90IHNldAoKIwojIFBJTy1vbmx5IFNGRiBjb250cm9sbGVy cwojCiMgQ09ORklHX1BBVEFfQ01ENjQwX1BDSSBpcyBub3Qgc2V0CiMgQ09ORklHX1BBVEFfTVBJ SVggaXMgbm90IHNldAojIENPTkZJR19QQVRBX05TODc0MTAgaXMgbm90IHNldAojIENPTkZJR19Q QVRBX09QVEkgaXMgbm90IHNldAojIENPTkZJR19QQVRBX1BDTUNJQSBpcyBub3Qgc2V0CiMgQ09O RklHX1BBVEFfUExBVEZPUk0gaXMgbm90IHNldAojIENPTkZJR19QQVRBX1JaMTAwMCBpcyBub3Qg c2V0CgojCiMgR2VuZXJpYyBmYWxsYmFjayAvIGxlZ2FjeSBkcml2ZXJzCiMKIyBDT05GSUdfUEFU QV9BQ1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfQVRBX0dFTkVSSUMgaXMgbm90IHNldAojIENPTkZJ R19QQVRBX0xFR0FDWSBpcyBub3Qgc2V0CiMgQ09ORklHX01EIGlzIG5vdCBzZXQKIyBDT05GSUdf VEFSR0VUX0NPUkUgaXMgbm90IHNldAojIENPTkZJR19GVVNJT04gaXMgbm90IHNldAoKIwojIElF RUUgMTM5NCAoRmlyZVdpcmUpIHN1cHBvcnQKIwojIENPTkZJR19GSVJFV0lSRSBpcyBub3Qgc2V0 CiMgQ09ORklHX0ZJUkVXSVJFX05PU1kgaXMgbm90IHNldAojIENPTkZJR19JMk8gaXMgbm90IHNl dAojIENPTkZJR19NQUNJTlRPU0hfRFJJVkVSUyBpcyBub3Qgc2V0CkNPTkZJR19ORVRERVZJQ0VT PXkKQ09ORklHX05FVF9DT1JFPXkKIyBDT05GSUdfQk9ORElORyBpcyBub3Qgc2V0CiMgQ09ORklH X0RVTU1ZIGlzIG5vdCBzZXQKIyBDT05GSUdfRVFVQUxJWkVSIGlzIG5vdCBzZXQKIyBDT05GSUdf TkVUX0ZDIGlzIG5vdCBzZXQKQ09ORklHX01JST15CiMgQ09ORklHX05FVF9URUFNIGlzIG5vdCBz ZXQKIyBDT05GSUdfTUFDVkxBTiBpcyBub3Qgc2V0CiMgQ09ORklHX1ZYTEFOIGlzIG5vdCBzZXQK IyBDT05GSUdfTkVUQ09OU09MRSBpcyBub3Qgc2V0CiMgQ09ORklHX05FVFBPTEwgaXMgbm90IHNl dAojIENPTkZJR19ORVRfUE9MTF9DT05UUk9MTEVSIGlzIG5vdCBzZXQKIyBDT05GSUdfVFVOIGlz IG5vdCBzZXQKIyBDT05GSUdfVkVUSCBpcyBub3Qgc2V0CiMgQ09ORklHX0FSQ05FVCBpcyBub3Qg c2V0CgojCiMgQ0FJRiB0cmFuc3BvcnQgZHJpdmVycwojCkNPTkZJR19FVEhFUk5FVD15CiMgQ09O RklHX05FVF9WRU5ET1JfM0NPTSBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9WRU5ET1JfQURBUFRF QyBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9WRU5ET1JfQUxURU9OIGlzIG5vdCBzZXQKIyBDT05G SUdfTkVUX1ZFTkRPUl9BTUQgaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX0FUSEVST1Mg aXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX0JST0FEQ09NIGlzIG5vdCBzZXQKIyBDT05G SUdfTkVUX1ZFTkRPUl9CUk9DQURFIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX0NBTFhFREFfWEdN QUMgaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX0NIRUxTSU8gaXMgbm90IHNldAojIENP TkZJR19ORVRfVkVORE9SX0NJU0NPIGlzIG5vdCBzZXQKIyBDT05GSUdfRE5FVCBpcyBub3Qgc2V0 CiMgQ09ORklHX05FVF9WRU5ET1JfREVDIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9E TElOSyBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9WRU5ET1JfRU1VTEVYIGlzIG5vdCBzZXQKIyBD T05GSUdfTkVUX1ZFTkRPUl9FWEFSIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9GVUpJ VFNVIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9IUCBpcyBub3Qgc2V0CiMgQ09ORklH X05FVF9WRU5ET1JfSU5URUwgaXMgbm90IHNldAojIENPTkZJR19JUDEwMDAgaXMgbm90IHNldAoj IENPTkZJR19KTUUgaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX01BUlZFTEwgaXMgbm90 IHNldAojIENPTkZJR19ORVRfVkVORE9SX01FTExBTk9YIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVU X1ZFTkRPUl9NSUNSRUwgaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX01ZUkkgaXMgbm90 IHNldAojIENPTkZJR19GRUFMTlggaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX05BVFNF TUkgaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX05WSURJQSBpcyBub3Qgc2V0CiMgQ09O RklHX05FVF9WRU5ET1JfT0tJIGlzIG5vdCBzZXQKIyBDT05GSUdfRVRIT0MgaXMgbm90IHNldAoj IENPTkZJR19ORVRfUEFDS0VUX0VOR0lORSBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9WRU5ET1Jf UUxPR0lDIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfUkVBTFRFSz15CiMgQ09ORklHXzgx MzlDUCBpcyBub3Qgc2V0CkNPTkZJR184MTM5VE9PPW0KQ09ORklHXzgxMzlUT09fUElPPXkKIyBD T05GSUdfODEzOVRPT19UVU5FX1RXSVNURVIgaXMgbm90IHNldAojIENPTkZJR184MTM5VE9PXzgx MjkgaXMgbm90IHNldAojIENPTkZJR184MTM5X09MRF9SWF9SRVNFVCBpcyBub3Qgc2V0CkNPTkZJ R19SODE2OT15CiMgQ09ORklHX05FVF9WRU5ET1JfUkRDIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVU X1ZFTkRPUl9TRUVRIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9TSUxBTiBpcyBub3Qg c2V0CiMgQ09ORklHX05FVF9WRU5ET1JfU0lTIGlzIG5vdCBzZXQKIyBDT05GSUdfU0ZDIGlzIG5v dCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9TTVNDIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZF TkRPUl9TVE1JQ1JPIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9TVU4gaXMgbm90IHNl dAojIENPTkZJR19ORVRfVkVORE9SX1RFSFVUSSBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9WRU5E T1JfVEkgaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX1ZJQSBpcyBub3Qgc2V0CiMgQ09O RklHX05FVF9WRU5ET1JfV0laTkVUIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9YSVJD T00gaXMgbm90IHNldAojIENPTkZJR19GRERJIGlzIG5vdCBzZXQKIyBDT05GSUdfSElQUEkgaXMg bm90IHNldAojIENPTkZJR19ORVRfU0IxMDAwIGlzIG5vdCBzZXQKQ09ORklHX1BIWUxJQj15Cgoj CiMgTUlJIFBIWSBkZXZpY2UgZHJpdmVycwojCiMgQ09ORklHX0FNRF9QSFkgaXMgbm90IHNldAoj IENPTkZJR19NQVJWRUxMX1BIWSBpcyBub3Qgc2V0CiMgQ09ORklHX0RBVklDT01fUEhZIGlzIG5v dCBzZXQKIyBDT05GSUdfUVNFTUlfUEhZIGlzIG5vdCBzZXQKIyBDT05GSUdfTFhUX1BIWSBpcyBu b3Qgc2V0CiMgQ09ORklHX0NJQ0FEQV9QSFkgaXMgbm90IHNldAojIENPTkZJR19WSVRFU1NFX1BI WSBpcyBub3Qgc2V0CiMgQ09ORklHX1NNU0NfUEhZIGlzIG5vdCBzZXQKIyBDT05GSUdfQlJPQURD T01fUEhZIGlzIG5vdCBzZXQKIyBDT05GSUdfQkNNODdYWF9QSFkgaXMgbm90IHNldAojIENPTkZJ R19JQ1BMVVNfUEhZIGlzIG5vdCBzZXQKIyBDT05GSUdfUkVBTFRFS19QSFkgaXMgbm90IHNldAoj IENPTkZJR19OQVRJT05BTF9QSFkgaXMgbm90IHNldAojIENPTkZJR19TVEUxMFhQIGlzIG5vdCBz ZXQKIyBDT05GSUdfTFNJX0VUMTAxMUNfUEhZIGlzIG5vdCBzZXQKIyBDT05GSUdfTUlDUkVMX1BI WSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZJWEVEX1BIWSBpcyBub3Qgc2V0CiMgQ09ORklHX01ESU9f QklUQkFORyBpcyBub3Qgc2V0CiMgQ09ORklHX1BQUCBpcyBub3Qgc2V0CiMgQ09ORklHX1NMSVAg aXMgbm90IHNldAoKIwojIFVTQiBOZXR3b3JrIEFkYXB0ZXJzCiMKIyBDT05GSUdfVVNCX0NBVEMg aXMgbm90IHNldAojIENPTkZJR19VU0JfS0FXRVRIIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1BF R0FTVVMgaXMgbm90IHNldAojIENPTkZJR19VU0JfUlRMODE1MCBpcyBub3Qgc2V0CiMgQ09ORklH X1VTQl9VU0JORVQgaXMgbm90IHNldAojIENPTkZJR19VU0JfSFNPIGlzIG5vdCBzZXQKIyBDT05G SUdfVVNCX0lQSEVUSCBpcyBub3Qgc2V0CkNPTkZJR19XTEFOPXkKIyBDT05GSUdfUENNQ0lBX1JB WUNTIGlzIG5vdCBzZXQKIyBDT05GSUdfTElCRVJUQVNfVEhJTkZJUk0gaXMgbm90IHNldApDT05G SUdfQUlSTz1tCiMgQ09ORklHX0FUTUVMIGlzIG5vdCBzZXQKQ09ORklHX0FUNzZDNTBYX1VTQj1t CiMgQ09ORklHX0FJUk9fQ1MgaXMgbm90IHNldAojIENPTkZJR19QQ01DSUFfV0wzNTAxIGlzIG5v dCBzZXQKIyBDT05GSUdfUFJJU001NCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9aRDEyMDEgaXMg bm90IHNldAojIENPTkZJR19VU0JfTkVUX1JORElTX1dMQU4gaXMgbm90IHNldAojIENPTkZJR19S VEw4MTgwIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRMODE4NyBpcyBub3Qgc2V0CiMgQ09ORklHX0FE TTgyMTEgaXMgbm90IHNldAojIENPTkZJR19NQUM4MDIxMV9IV1NJTSBpcyBub3Qgc2V0CiMgQ09O RklHX01XTDhLIGlzIG5vdCBzZXQKQ09ORklHX0FUSF9DT01NT049bQpDT05GSUdfQVRIX0RFQlVH PXkKQ09ORklHX0FUSDVLPW0KQ09ORklHX0FUSDVLX0RFQlVHPXkKQ09ORklHX0FUSDVLX1RSQUNF Uj15CkNPTkZJR19BVEg1S19QQ0k9eQpDT05GSUdfQVRIOUtfSFc9bQpDT05GSUdfQVRIOUtfQ09N TU9OPW0KIyBDT05GSUdfQVRIOUtfQlRDT0VYX1NVUFBPUlQgaXMgbm90IHNldApDT05GSUdfQVRI OUs9bQpDT05GSUdfQVRIOUtfUENJPXkKIyBDT05GSUdfQVRIOUtfQUhCIGlzIG5vdCBzZXQKQ09O RklHX0FUSDlLX0RFQlVHRlM9eQpDT05GSUdfQVRIOUtfTUFDX0RFQlVHPXkKQ09ORklHX0FUSDlL X1JBVEVfQ09OVFJPTD15CkNPTkZJR19BVEg5S19IVEM9bQpDT05GSUdfQVRIOUtfSFRDX0RFQlVH RlM9eQpDT05GSUdfQ0FSTDkxNzA9bQpDT05GSUdfQ0FSTDkxNzBfTEVEUz15CkNPTkZJR19DQVJM OTE3MF9ERUJVR0ZTPXkKQ09ORklHX0NBUkw5MTcwX1dQQz15CiMgQ09ORklHX0NBUkw5MTcwX0hX Uk5HIGlzIG5vdCBzZXQKIyBDT05GSUdfQVRINktMIGlzIG5vdCBzZXQKQ09ORklHX0I0Mz1tCkNP TkZJR19CNDNfU1NCPXkKQ09ORklHX0I0M19QQ0lfQVVUT1NFTEVDVD15CkNPTkZJR19CNDNfUENJ Q09SRV9BVVRPU0VMRUNUPXkKIyBDT05GSUdfQjQzX1BDTUNJQSBpcyBub3Qgc2V0CkNPTkZJR19C NDNfUElPPXkKIyBDT05GSUdfQjQzX1BIWV9OIGlzIG5vdCBzZXQKIyBDT05GSUdfQjQzX1BIWV9M UCBpcyBub3Qgc2V0CkNPTkZJR19CNDNfUEhZX0hUPXkKQ09ORklHX0I0M19MRURTPXkKQ09ORklH X0I0M19IV1JORz15CkNPTkZJR19CNDNfREVCVUc9eQpDT05GSUdfQjQzTEVHQUNZPW0KQ09ORklH X0I0M0xFR0FDWV9QQ0lfQVVUT1NFTEVDVD15CkNPTkZJR19CNDNMRUdBQ1lfUENJQ09SRV9BVVRP U0VMRUNUPXkKQ09ORklHX0I0M0xFR0FDWV9MRURTPXkKQ09ORklHX0I0M0xFR0FDWV9IV1JORz15 CkNPTkZJR19CNDNMRUdBQ1lfREVCVUc9eQpDT05GSUdfQjQzTEVHQUNZX0RNQT15CkNPTkZJR19C NDNMRUdBQ1lfUElPPXkKQ09ORklHX0I0M0xFR0FDWV9ETUFfQU5EX1BJT19NT0RFPXkKIyBDT05G SUdfQjQzTEVHQUNZX0RNQV9NT0RFIGlzIG5vdCBzZXQKIyBDT05GSUdfQjQzTEVHQUNZX1BJT19N T0RFIGlzIG5vdCBzZXQKIyBDT05GSUdfQlJDTUZNQUMgaXMgbm90IHNldApDT05GSUdfSE9TVEFQ PW0KIyBDT05GSUdfSE9TVEFQX0ZJUk1XQVJFIGlzIG5vdCBzZXQKIyBDT05GSUdfSE9TVEFQX1BM WCBpcyBub3Qgc2V0CkNPTkZJR19IT1NUQVBfUENJPW0KQ09ORklHX0hPU1RBUF9DUz1tCiMgQ09O RklHX0lQVzIxMDAgaXMgbm90IHNldAojIENPTkZJR19JUFcyMjAwIGlzIG5vdCBzZXQKIyBDT05G SUdfSVdMV0lGSSBpcyBub3Qgc2V0CiMgQ09ORklHX0lXTDQ5NjUgaXMgbm90IHNldAojIENPTkZJ R19JV0wzOTQ1IGlzIG5vdCBzZXQKIyBDT05GSUdfTElCRVJUQVMgaXMgbm90IHNldApDT05GSUdf SEVSTUVTPW0KIyBDT05GSUdfSEVSTUVTX1BSSVNNIGlzIG5vdCBzZXQKQ09ORklHX0hFUk1FU19D QUNIRV9GV19PTl9JTklUPXkKIyBDT05GSUdfUExYX0hFUk1FUyBpcyBub3Qgc2V0CiMgQ09ORklH X1RNRF9IRVJNRVMgaXMgbm90IHNldAojIENPTkZJR19OT1JURUxfSEVSTUVTIGlzIG5vdCBzZXQK Q09ORklHX1BDTUNJQV9IRVJNRVM9bQojIENPTkZJR19QQ01DSUFfU1BFQ1RSVU0gaXMgbm90IHNl dAojIENPTkZJR19PUklOT0NPX1VTQiBpcyBub3Qgc2V0CiMgQ09ORklHX1A1NF9DT01NT04gaXMg bm90IHNldAojIENPTkZJR19SVDJYMDAgaXMgbm90IHNldAojIENPTkZJR19SVEw4MTkyQ0UgaXMg bm90IHNldAojIENPTkZJR19SVEw4MTkyU0UgaXMgbm90IHNldAojIENPTkZJR19SVEw4MTkyREUg aXMgbm90IHNldAojIENPTkZJR19SVEw4MTkyQ1UgaXMgbm90IHNldAojIENPTkZJR19XTF9USSBp cyBub3Qgc2V0CiMgQ09ORklHX1pEMTIxMVJXIGlzIG5vdCBzZXQKIyBDT05GSUdfTVdJRklFWCBp cyBub3Qgc2V0CgojCiMgRW5hYmxlIFdpTUFYIChOZXR3b3JraW5nIG9wdGlvbnMpIHRvIHNlZSB0 aGUgV2lNQVggZHJpdmVycwojCiMgQ09ORklHX1dBTiBpcyBub3Qgc2V0CiMgQ09ORklHX1ZNWE5F VDMgaXMgbm90IHNldAojIENPTkZJR19JU0ROIGlzIG5vdCBzZXQKCiMKIyBJbnB1dCBkZXZpY2Ug c3VwcG9ydAojCkNPTkZJR19JTlBVVD15CkNPTkZJR19JTlBVVF9GRl9NRU1MRVNTPXkKIyBDT05G SUdfSU5QVVRfUE9MTERFViBpcyBub3Qgc2V0CiMgQ09ORklHX0lOUFVUX1NQQVJTRUtNQVAgaXMg bm90IHNldAojIENPTkZJR19JTlBVVF9NQVRSSVhLTUFQIGlzIG5vdCBzZXQKCiMKIyBVc2VybGFu ZCBpbnRlcmZhY2VzCiMKQ09ORklHX0lOUFVUX01PVVNFREVWPXkKIyBDT05GSUdfSU5QVVRfTU9V U0VERVZfUFNBVVggaXMgbm90IHNldApDT05GSUdfSU5QVVRfTU9VU0VERVZfU0NSRUVOX1g9MTky MApDT05GSUdfSU5QVVRfTU9VU0VERVZfU0NSRUVOX1k9MTA4MAojIENPTkZJR19JTlBVVF9KT1lE RVYgaXMgbm90IHNldApDT05GSUdfSU5QVVRfRVZERVY9eQojIENPTkZJR19JTlBVVF9FVkJVRyBp cyBub3Qgc2V0CgojCiMgSW5wdXQgRGV2aWNlIERyaXZlcnMKIwpDT05GSUdfSU5QVVRfS0VZQk9B UkQ9eQojIENPTkZJR19LRVlCT0FSRF9BRFA1NTg4IGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9B UkRfQURQNTU4OSBpcyBub3Qgc2V0CkNPTkZJR19LRVlCT0FSRF9BVEtCRD15CiMgQ09ORklHX0tF WUJPQVJEX1FUMTA3MCBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX1FUMjE2MCBpcyBub3Qg c2V0CiMgQ09ORklHX0tFWUJPQVJEX0xLS0JEIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRf VENBNjQxNiBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX1RDQTg0MTggaXMgbm90IHNldAoj IENPTkZJR19LRVlCT0FSRF9MTTgzMjMgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9MTTgz MzMgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9NQVg3MzU5IGlzIG5vdCBzZXQKIyBDT05G SUdfS0VZQk9BUkRfTUNTIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfTVBSMTIxIGlzIG5v dCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfTkVXVE9OIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9B UkRfT1BFTkNPUkVTIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfU1RPV0FXQVkgaXMgbm90 IHNldAojIENPTkZJR19LRVlCT0FSRF9TVU5LQkQgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FS RF9PTUFQNCBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX1hUS0JEIGlzIG5vdCBzZXQKQ09O RklHX0lOUFVUX01PVVNFPXkKIyBDT05GSUdfTU9VU0VfUFMyIGlzIG5vdCBzZXQKIyBDT05GSUdf TU9VU0VfU0VSSUFMIGlzIG5vdCBzZXQKIyBDT05GSUdfTU9VU0VfQVBQTEVUT1VDSCBpcyBub3Qg c2V0CiMgQ09ORklHX01PVVNFX0JDTTU5NzQgaXMgbm90IHNldAojIENPTkZJR19NT1VTRV9WU1hY WEFBIGlzIG5vdCBzZXQKIyBDT05GSUdfTU9VU0VfU1lOQVBUSUNTX0kyQyBpcyBub3Qgc2V0CiMg Q09ORklHX01PVVNFX1NZTkFQVElDU19VU0IgaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9KT1lT VElDSyBpcyBub3Qgc2V0CiMgQ09ORklHX0lOUFVUX1RBQkxFVCBpcyBub3Qgc2V0CiMgQ09ORklH X0lOUFVUX1RPVUNIU0NSRUVOIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5QVVRfTUlTQyBpcyBub3Qg c2V0CgojCiMgSGFyZHdhcmUgSS9PIHBvcnRzCiMKQ09ORklHX1NFUklPPXkKQ09ORklHX1NFUklP X0k4MDQyPXkKIyBDT05GSUdfU0VSSU9fU0VSUE9SVCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFUklP X0NUODJDNzEwIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VSSU9fUENJUFMyIGlzIG5vdCBzZXQKQ09O RklHX1NFUklPX0xJQlBTMj15CiMgQ09ORklHX1NFUklPX1JBVyBpcyBub3Qgc2V0CiMgQ09ORklH X1NFUklPX0FMVEVSQV9QUzIgaXMgbm90IHNldAojIENPTkZJR19TRVJJT19QUzJNVUxUIGlzIG5v dCBzZXQKIyBDT05GSUdfR0FNRVBPUlQgaXMgbm90IHNldAoKIwojIENoYXJhY3RlciBkZXZpY2Vz CiMKQ09ORklHX1ZUPXkKQ09ORklHX0NPTlNPTEVfVFJBTlNMQVRJT05TPXkKQ09ORklHX1ZUX0NP TlNPTEU9eQpDT05GSUdfVlRfQ09OU09MRV9TTEVFUD15CkNPTkZJR19IV19DT05TT0xFPXkKIyBD T05GSUdfVlRfSFdfQ09OU09MRV9CSU5ESU5HIGlzIG5vdCBzZXQKQ09ORklHX1VOSVg5OF9QVFlT PXkKIyBDT05GSUdfREVWUFRTX01VTFRJUExFX0lOU1RBTkNFUyBpcyBub3Qgc2V0CiMgQ09ORklH X0xFR0FDWV9QVFlTIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VSSUFMX05PTlNUQU5EQVJEIGlzIG5v dCBzZXQKIyBDT05GSUdfTk9aT01JIGlzIG5vdCBzZXQKIyBDT05GSUdfTl9HU00gaXMgbm90IHNl dAojIENPTkZJR19UUkFDRV9TSU5LIGlzIG5vdCBzZXQKQ09ORklHX0RFVktNRU09eQoKIwojIFNl cmlhbCBkcml2ZXJzCiMKQ09ORklHX1NFUklBTF84MjUwPXkKQ09ORklHX1NFUklBTF84MjUwX1BO UD15CkNPTkZJR19TRVJJQUxfODI1MF9DT05TT0xFPXkKQ09ORklHX0ZJWF9FQVJMWUNPTl9NRU09 eQpDT05GSUdfU0VSSUFMXzgyNTBfUENJPXkKIyBDT05GSUdfU0VSSUFMXzgyNTBfQ1MgaXMgbm90 IHNldApDT05GSUdfU0VSSUFMXzgyNTBfTlJfVUFSVFM9NApDT05GSUdfU0VSSUFMXzgyNTBfUlVO VElNRV9VQVJUUz00CiMgQ09ORklHX1NFUklBTF84MjUwX0VYVEVOREVEIGlzIG5vdCBzZXQKCiMK IyBOb24tODI1MCBzZXJpYWwgcG9ydCBzdXBwb3J0CiMKIyBDT05GSUdfU0VSSUFMX01GRF9IU1Ug aXMgbm90IHNldApDT05GSUdfU0VSSUFMX0NPUkU9eQpDT05GSUdfU0VSSUFMX0NPUkVfQ09OU09M RT15CiMgQ09ORklHX1NFUklBTF9KU00gaXMgbm90IHNldAojIENPTkZJR19TRVJJQUxfU0NDTlhQ IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VSSUFMX1RJTUJFUkRBTEUgaXMgbm90IHNldAojIENPTkZJ R19TRVJJQUxfQUxURVJBX0pUQUdVQVJUIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VSSUFMX0FMVEVS QV9VQVJUIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VSSUFMX1BDSF9VQVJUIGlzIG5vdCBzZXQKIyBD T05GSUdfU0VSSUFMX1hJTElOWF9QU19VQVJUIGlzIG5vdCBzZXQKIyBDT05GSUdfVFRZX1BSSU5U SyBpcyBub3Qgc2V0CiMgQ09ORklHX0lQTUlfSEFORExFUiBpcyBub3Qgc2V0CkNPTkZJR19IV19S QU5ET009eQojIENPTkZJR19IV19SQU5ET01fVElNRVJJT01FTSBpcyBub3Qgc2V0CiMgQ09ORklH X0hXX1JBTkRPTV9JTlRFTCBpcyBub3Qgc2V0CiMgQ09ORklHX0hXX1JBTkRPTV9BTUQgaXMgbm90 IHNldAojIENPTkZJR19IV19SQU5ET01fVklBIGlzIG5vdCBzZXQKIyBDT05GSUdfTlZSQU0gaXMg bm90IHNldAojIENPTkZJR19SMzk2NCBpcyBub3Qgc2V0CiMgQ09ORklHX0FQUExJQ09NIGlzIG5v dCBzZXQKCiMKIyBQQ01DSUEgY2hhcmFjdGVyIGRldmljZXMKIwojIENPTkZJR19TWU5DTElOS19D UyBpcyBub3Qgc2V0CiMgQ09ORklHX0NBUkRNQU5fNDAwMCBpcyBub3Qgc2V0CiMgQ09ORklHX0NB UkRNQU5fNDA0MCBpcyBub3Qgc2V0CiMgQ09ORklHX0lQV0lSRUxFU1MgaXMgbm90IHNldAojIENP TkZJR19NV0FWRSBpcyBub3Qgc2V0CiMgQ09ORklHX1JBV19EUklWRVIgaXMgbm90IHNldApDT05G SUdfSFBFVD15CiMgQ09ORklHX0hQRVRfTU1BUCBpcyBub3Qgc2V0CiMgQ09ORklHX0hBTkdDSEVD S19USU1FUiBpcyBub3Qgc2V0CiMgQ09ORklHX1RDR19UUE0gaXMgbm90IHNldAojIENPTkZJR19U RUxDTE9DSyBpcyBub3Qgc2V0CkNPTkZJR19ERVZQT1JUPXkKQ09ORklHX0kyQz15CkNPTkZJR19J MkNfQk9BUkRJTkZPPXkKIyBDT05GSUdfSTJDX0NPTVBBVCBpcyBub3Qgc2V0CiMgQ09ORklHX0ky Q19DSEFSREVWIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX01VWCBpcyBub3Qgc2V0CkNPTkZJR19J MkNfSEVMUEVSX0FVVE89eQpDT05GSUdfSTJDX0FMR09CSVQ9eQoKIwojIEkyQyBIYXJkd2FyZSBC dXMgc3VwcG9ydAojCgojCiMgUEMgU01CdXMgaG9zdCBjb250cm9sbGVyIGRyaXZlcnMKIwojIENP TkZJR19JMkNfQUxJMTUzNSBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19BTEkxNTYzIGlzIG5vdCBz ZXQKIyBDT05GSUdfSTJDX0FMSTE1WDMgaXMgbm90IHNldAojIENPTkZJR19JMkNfQU1ENzU2IGlz IG5vdCBzZXQKIyBDT05GSUdfSTJDX0FNRDgxMTEgaXMgbm90IHNldApDT05GSUdfSTJDX0k4MDE9 eQojIENPTkZJR19JMkNfSVNDSCBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19QSUlYNCBpcyBub3Qg c2V0CiMgQ09ORklHX0kyQ19ORk9SQ0UyIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX1NJUzU1OTUg aXMgbm90IHNldAojIENPTkZJR19JMkNfU0lTNjMwIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX1NJ Uzk2WCBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19WSUEgaXMgbm90IHNldAojIENPTkZJR19JMkNf VklBUFJPIGlzIG5vdCBzZXQKCiMKIyBBQ1BJIGRyaXZlcnMKIwojIENPTkZJR19JMkNfU0NNSSBp cyBub3Qgc2V0CgojCiMgSTJDIHN5c3RlbSBidXMgZHJpdmVycyAobW9zdGx5IGVtYmVkZGVkIC8g c3lzdGVtLW9uLWNoaXApCiMKIyBDT05GSUdfSTJDX0RFU0lHTldBUkVfUENJIGlzIG5vdCBzZXQK IyBDT05GSUdfSTJDX0VHMjBUIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX0lOVEVMX01JRCBpcyBu b3Qgc2V0CiMgQ09ORklHX0kyQ19PQ09SRVMgaXMgbm90IHNldAojIENPTkZJR19JMkNfUENBX1BM QVRGT1JNIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX1BYQV9QQ0kgaXMgbm90IHNldAojIENPTkZJ R19JMkNfU0lNVEVDIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX1hJTElOWCBpcyBub3Qgc2V0Cgoj CiMgRXh0ZXJuYWwgSTJDL1NNQnVzIGFkYXB0ZXIgZHJpdmVycwojCiMgQ09ORklHX0kyQ19ESU9M QU5fVTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX1BBUlBPUlRfTElHSFQgaXMgbm90IHNldAoj IENPTkZJR19JMkNfVEFPU19FVk0gaXMgbm90IHNldAojIENPTkZJR19JMkNfVElOWV9VU0IgaXMg bm90IHNldAoKIwojIE90aGVyIEkyQy9TTUJ1cyBidXMgZHJpdmVycwojCiMgQ09ORklHX0kyQ19T VFVCIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX0RFQlVHX0NPUkUgaXMgbm90IHNldAojIENPTkZJ R19JMkNfREVCVUdfQUxHTyBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19ERUJVR19CVVMgaXMgbm90 IHNldAojIENPTkZJR19TUEkgaXMgbm90IHNldAojIENPTkZJR19IU0kgaXMgbm90IHNldAoKIwoj IFBQUyBzdXBwb3J0CiMKIyBDT05GSUdfUFBTIGlzIG5vdCBzZXQKCiMKIyBQUFMgZ2VuZXJhdG9y cyBzdXBwb3J0CiMKCiMKIyBQVFAgY2xvY2sgc3VwcG9ydAojCgojCiMgRW5hYmxlIERldmljZSBE cml2ZXJzIC0+IFBQUyB0byBzZWUgdGhlIFBUUCBjbG9jayBvcHRpb25zLgojCkNPTkZJR19BUkNI X1dBTlRfT1BUSU9OQUxfR1BJT0xJQj15CiMgQ09ORklHX0dQSU9MSUIgaXMgbm90IHNldAojIENP TkZJR19XMSBpcyBub3Qgc2V0CiMgQ09ORklHX1BPV0VSX1NVUFBMWSBpcyBub3Qgc2V0CiMgQ09O RklHX1BPV0VSX0FWUyBpcyBub3Qgc2V0CkNPTkZJR19IV01PTj15CkNPTkZJR19IV01PTl9WSUQ9 eQojIENPTkZJR19IV01PTl9ERUJVR19DSElQIGlzIG5vdCBzZXQKCiMKIyBOYXRpdmUgZHJpdmVy cwojCiMgQ09ORklHX1NFTlNPUlNfQUJJVFVHVVJVIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09S U19BQklUVUdVUlUzIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19BRDc0MTQgaXMgbm90IHNl dAojIENPTkZJR19TRU5TT1JTX0FENzQxOCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfQURN MTAyMSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfQURNMTAyNSBpcyBub3Qgc2V0CiMgQ09O RklHX1NFTlNPUlNfQURNMTAyNiBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfQURNMTAyOSBp cyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfQURNMTAzMSBpcyBub3Qgc2V0CiMgQ09ORklHX1NF TlNPUlNfQURNOTI0MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfQURUNzQxMCBpcyBub3Qg c2V0CiMgQ09ORklHX1NFTlNPUlNfQURUNzQxMSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNf QURUNzQ2MiBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfQURUNzQ3MCBpcyBub3Qgc2V0CiMg Q09ORklHX1NFTlNPUlNfQURUNzQ3NSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfQVNDNzYy MSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfSzhURU1QIGlzIG5vdCBzZXQKIyBDT05GSUdf U0VOU09SU19LMTBURU1QIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19GQU0xNUhfUE9XRVIg aXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0FTQjEwMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NF TlNPUlNfQVRYUDEgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0RTNjIwIGlzIG5vdCBzZXQK IyBDT05GSUdfU0VOU09SU19EUzE2MjEgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0k1S19B TUIgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0Y3MTgwNUYgaXMgbm90IHNldAojIENPTkZJ R19TRU5TT1JTX0Y3MTg4MkZHIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19GNzUzNzVTIGlz IG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19GU0NITUQgaXMgbm90IHNldAojIENPTkZJR19TRU5T T1JTX0c3NjBBIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19HTDUxOFNNIGlzIG5vdCBzZXQK IyBDT05GSUdfU0VOU09SU19HTDUyMFNNIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19ISUg2 MTMwIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfQ09SRVRFTVA9eQpDT05GSUdfU0VOU09SU19J VDg3PXkKIyBDT05GSUdfU0VOU09SU19KQzQyIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19M SU5FQUdFIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19MTTYzIGlzIG5vdCBzZXQKIyBDT05G SUdfU0VOU09SU19MTTczIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19MTTc1IGlzIG5vdCBz ZXQKIyBDT05GSUdfU0VOU09SU19MTTc3IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19MTTc4 IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19MTTgwIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VO U09SU19MTTgzIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19MTTg1IGlzIG5vdCBzZXQKIyBD T05GSUdfU0VOU09SU19MTTg3IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19MTTkwIGlzIG5v dCBzZXQKIyBDT05GSUdfU0VOU09SU19MTTkyIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19M TTkzIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19MVEM0MTUxIGlzIG5vdCBzZXQKIyBDT05G SUdfU0VOU09SU19MVEM0MjE1IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19MVEM0MjQ1IGlz IG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19MVEM0MjYxIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VO U09SU19MTTk1MjQxIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19MTTk1MjQ1IGlzIG5vdCBz ZXQKIyBDT05GSUdfU0VOU09SU19NQVgxNjA2NSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNf TUFYMTYxOSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfTUFYMTY2OCBpcyBub3Qgc2V0CiMg Q09ORklHX1NFTlNPUlNfTUFYMTk3IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19NQVg2NjM5 IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19NQVg2NjQyIGlzIG5vdCBzZXQKIyBDT05GSUdf U0VOU09SU19NQVg2NjUwIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19NQ1AzMDIxIGlzIG5v dCBzZXQKIyBDT05GSUdfU0VOU09SU19OVENfVEhFUk1JU1RPUiBpcyBub3Qgc2V0CiMgQ09ORklH X1NFTlNPUlNfUEM4NzM2MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfUEM4NzQyNyBpcyBu b3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfUENGODU5MSBpcyBub3Qgc2V0CiMgQ09ORklHX1BNQlVT IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19TSFQyMSBpcyBub3Qgc2V0CiMgQ09ORklHX1NF TlNPUlNfU0lTNTU5NSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfU01NNjY1IGlzIG5vdCBz ZXQKIyBDT05GSUdfU0VOU09SU19ETUUxNzM3IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19F TUMxNDAzIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19FTUMyMTAzIGlzIG5vdCBzZXQKIyBD T05GSUdfU0VOU09SU19FTUM2VzIwMSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfU01TQzQ3 TTEgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX1NNU0M0N00xOTIgaXMgbm90IHNldAojIENP TkZJR19TRU5TT1JTX1NNU0M0N0IzOTcgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX1NDSDU2 WFhfQ09NTU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19TQ0g1NjI3IGlzIG5vdCBzZXQK IyBDT05GSUdfU0VOU09SU19TQ0g1NjM2IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19BRFMx MDE1IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19BRFM3ODI4IGlzIG5vdCBzZXQKIyBDT05G SUdfU0VOU09SU19BTUM2ODIxIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19JTkEyWFggaXMg bm90IHNldAojIENPTkZJR19TRU5TT1JTX1RITUM1MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNP UlNfVE1QMTAyIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19UTVA0MDEgaXMgbm90IHNldAoj IENPTkZJR19TRU5TT1JTX1RNUDQyMSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfVklBX0NQ VVRFTVAgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX1ZJQTY4NkEgaXMgbm90IHNldAojIENP TkZJR19TRU5TT1JTX1ZUMTIxMSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfVlQ4MjMxIGlz IG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19XODM3ODFEIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VO U09SU19XODM3OTFEIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19XODM3OTJEIGlzIG5vdCBz ZXQKIyBDT05GSUdfU0VOU09SU19XODM3OTMgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX1c4 Mzc5NSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfVzgzTDc4NVRTIGlzIG5vdCBzZXQKIyBD T05GSUdfU0VOU09SU19XODNMNzg2TkcgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX1c4MzYy N0hGIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19XODM2MjdFSEYgaXMgbm90IHNldAojIENP TkZJR19TRU5TT1JTX0FQUExFU01DIGlzIG5vdCBzZXQKCiMKIyBBQ1BJIGRyaXZlcnMKIwojIENP TkZJR19TRU5TT1JTX0FDUElfUE9XRVIgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0FUSzAx MTAgaXMgbm90IHNldApDT05GSUdfVEhFUk1BTD15CkNPTkZJR19USEVSTUFMX0hXTU9OPXkKQ09O RklHX0NQVV9USEVSTUFMPXkKQ09ORklHX1dBVENIRE9HPXkKQ09ORklHX1dBVENIRE9HX0NPUkU9 eQojIENPTkZJR19XQVRDSERPR19OT1dBWU9VVCBpcyBub3Qgc2V0CgojCiMgV2F0Y2hkb2cgRGV2 aWNlIERyaXZlcnMKIwojIENPTkZJR19TT0ZUX1dBVENIRE9HIGlzIG5vdCBzZXQKIyBDT05GSUdf QUNRVUlSRV9XRFQgaXMgbm90IHNldAojIENPTkZJR19BRFZBTlRFQ0hfV0RUIGlzIG5vdCBzZXQK IyBDT05GSUdfQUxJTTE1MzVfV0RUIGlzIG5vdCBzZXQKIyBDT05GSUdfQUxJTTcxMDFfV0RUIGlz IG5vdCBzZXQKIyBDT05GSUdfRjcxODA4RV9XRFQgaXMgbm90IHNldAojIENPTkZJR19TUDUxMDBf VENPIGlzIG5vdCBzZXQKIyBDT05GSUdfU0M1MjBfV0RUIGlzIG5vdCBzZXQKIyBDT05GSUdfU0JD X0ZJVFBDMl9XQVRDSERPRyBpcyBub3Qgc2V0CiMgQ09ORklHX0VVUk9URUNIX1dEVCBpcyBub3Qg c2V0CiMgQ09ORklHX0lCNzAwX1dEVCBpcyBub3Qgc2V0CiMgQ09ORklHX0lCTUFTUiBpcyBub3Qg c2V0CiMgQ09ORklHX1dBRkVSX1dEVCBpcyBub3Qgc2V0CiMgQ09ORklHX0k2MzAwRVNCX1dEVCBp cyBub3Qgc2V0CiMgQ09ORklHX0lFNlhYX1dEVCBpcyBub3Qgc2V0CiMgQ09ORklHX0lUQ09fV0RU IGlzIG5vdCBzZXQKIyBDT05GSUdfSVQ4NzEyRl9XRFQgaXMgbm90IHNldApDT05GSUdfSVQ4N19X RFQ9eQojIENPTkZJR19IUF9XQVRDSERPRyBpcyBub3Qgc2V0CiMgQ09ORklHX1NDMTIwMF9XRFQg aXMgbm90IHNldAojIENPTkZJR19QQzg3NDEzX1dEVCBpcyBub3Qgc2V0CiMgQ09ORklHX05WX1RD TyBpcyBub3Qgc2V0CiMgQ09ORklHXzYwWFhfV0RUIGlzIG5vdCBzZXQKIyBDT05GSUdfU0JDODM2 MF9XRFQgaXMgbm90IHNldAojIENPTkZJR19DUFU1X1dEVCBpcyBub3Qgc2V0CiMgQ09ORklHX1NN U0NfU0NIMzExWF9XRFQgaXMgbm90IHNldAojIENPTkZJR19TTVNDMzdCNzg3X1dEVCBpcyBub3Qg c2V0CiMgQ09ORklHX1ZJQV9XRFQgaXMgbm90IHNldAojIENPTkZJR19XODM2MjdIRl9XRFQgaXMg bm90IHNldAojIENPTkZJR19XODM2OTdIRl9XRFQgaXMgbm90IHNldAojIENPTkZJR19XODM2OTdV R19XRFQgaXMgbm90IHNldAojIENPTkZJR19XODM4NzdGX1dEVCBpcyBub3Qgc2V0CiMgQ09ORklH X1c4Mzk3N0ZfV0RUIGlzIG5vdCBzZXQKIyBDT05GSUdfTUFDSFpfV0RUIGlzIG5vdCBzZXQKIyBD T05GSUdfU0JDX0VQWF9DM19XQVRDSERPRyBpcyBub3Qgc2V0CgojCiMgUENJLWJhc2VkIFdhdGNo ZG9nIENhcmRzCiMKIyBDT05GSUdfUENJUENXQVRDSERPRyBpcyBub3Qgc2V0CiMgQ09ORklHX1dE VFBDSSBpcyBub3Qgc2V0CgojCiMgVVNCLWJhc2VkIFdhdGNoZG9nIENhcmRzCiMKIyBDT05GSUdf VVNCUENXQVRDSERPRyBpcyBub3Qgc2V0CkNPTkZJR19TU0JfUE9TU0lCTEU9eQoKIwojIFNvbmlj cyBTaWxpY29uIEJhY2twbGFuZQojCkNPTkZJR19TU0I9bQpDT05GSUdfU1NCX1NQUk9NPXkKQ09O RklHX1NTQl9CTE9DS0lPPXkKQ09ORklHX1NTQl9QQ0lIT1NUX1BPU1NJQkxFPXkKQ09ORklHX1NT Ql9QQ0lIT1NUPXkKQ09ORklHX1NTQl9CNDNfUENJX0JSSURHRT15CkNPTkZJR19TU0JfUENNQ0lB SE9TVF9QT1NTSUJMRT15CiMgQ09ORklHX1NTQl9QQ01DSUFIT1NUIGlzIG5vdCBzZXQKIyBDT05G SUdfU1NCX1NJTEVOVCBpcyBub3Qgc2V0CkNPTkZJR19TU0JfREVCVUc9eQpDT05GSUdfU1NCX0RS SVZFUl9QQ0lDT1JFX1BPU1NJQkxFPXkKQ09ORklHX1NTQl9EUklWRVJfUENJQ09SRT15CkNPTkZJ R19CQ01BX1BPU1NJQkxFPXkKCiMKIyBCcm9hZGNvbSBzcGVjaWZpYyBBTUJBCiMKIyBDT05GSUdf QkNNQSBpcyBub3Qgc2V0CgojCiMgTXVsdGlmdW5jdGlvbiBkZXZpY2UgZHJpdmVycwojCiMgQ09O RklHX01GRF9DT1JFIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEXzg4UE04NjBYIGlzIG5vdCBzZXQK IyBDT05GSUdfTUZEXzg4UE04MDAgaXMgbm90IHNldAojIENPTkZJR19NRkRfODhQTTgwNSBpcyBu b3Qgc2V0CiMgQ09ORklHX01GRF9TTTUwMSBpcyBub3Qgc2V0CiMgQ09ORklHX0hUQ19QQVNJQzMg aXMgbm90IHNldAojIENPTkZJR19NRkRfTE0zNTMzIGlzIG5vdCBzZXQKIyBDT05GSUdfVFBTNjEw NVggaXMgbm90IHNldAojIENPTkZJR19UUFM2NTA3WCBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9U UFM2NTIxNyBpcyBub3Qgc2V0CiMgQ09ORklHX1RXTDQwMzBfQ09SRSBpcyBub3Qgc2V0CiMgQ09O RklHX1RXTDYwNDBfQ09SRSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9TVE1QRSBpcyBub3Qgc2V0 CiMgQ09ORklHX01GRF9UQzM1ODlYIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1RNSU8gaXMgbm90 IHNldAojIENPTkZJR19NRkRfU01TQyBpcyBub3Qgc2V0CiMgQ09ORklHX1BNSUNfREE5MDNYIGlz IG5vdCBzZXQKIyBDT05GSUdfTUZEX0RBOTA1Ml9JMkMgaXMgbm90IHNldAojIENPTkZJR19NRkRf REE5MDU1IGlzIG5vdCBzZXQKIyBDT05GSUdfUE1JQ19BRFA1NTIwIGlzIG5vdCBzZXQKIyBDT05G SUdfTUZEX0xQODc4OCBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9NQVg3NzY4NiBpcyBub3Qgc2V0 CiMgQ09ORklHX01GRF9NQVg3NzY5MyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9NQVg4OTA3IGlz IG5vdCBzZXQKIyBDT05GSUdfTUZEX01BWDg5MjUgaXMgbm90IHNldAojIENPTkZJR19NRkRfTUFY ODk5NyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9NQVg4OTk4IGlzIG5vdCBzZXQKIyBDT05GSUdf TUZEX1NFQ19DT1JFIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0FSSVpPTkFfSTJDIGlzIG5vdCBz ZXQKIyBDT05GSUdfTUZEX1dNODQwMCBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9XTTgzMVhfSTJD IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1dNODM1MF9JMkMgaXMgbm90IHNldAojIENPTkZJR19N RkRfV004OTk0IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1BDRjUwNjMzIGlzIG5vdCBzZXQKIyBD T05GSUdfTUZEX01DMTNYWFhfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfQUJYNTAwX0NPUkUgaXMg bm90IHNldAojIENPTkZJR19NRkRfQ1M1NTM1IGlzIG5vdCBzZXQKIyBDT05GSUdfTFBDX1NDSCBp cyBub3Qgc2V0CiMgQ09ORklHX0xQQ19JQ0ggaXMgbm90IHNldAojIENPTkZJR19NRkRfUkRDMzIx WCBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9KQU5aX0NNT0RJTyBpcyBub3Qgc2V0CiMgQ09ORklH X01GRF9WWDg1NSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9XTDEyNzNfQ09SRSBpcyBub3Qgc2V0 CiMgQ09ORklHX01GRF9UUFM2NTA5MCBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9SQzVUNTgzIGlz IG5vdCBzZXQKIyBDT05GSUdfTUZEX1BBTE1BUyBpcyBub3Qgc2V0CiMgQ09ORklHX1JFR1VMQVRP UiBpcyBub3Qgc2V0CkNPTkZJR19NRURJQV9TVVBQT1JUPXkKCiMKIyBNdWx0aW1lZGlhIGNvcmUg c3VwcG9ydAojCkNPTkZJR19NRURJQV9DQU1FUkFfU1VQUE9SVD15CiMgQ09ORklHX01FRElBX0FO QUxPR19UVl9TVVBQT1JUIGlzIG5vdCBzZXQKIyBDT05GSUdfTUVESUFfRElHSVRBTF9UVl9TVVBQ T1JUIGlzIG5vdCBzZXQKIyBDT05GSUdfTUVESUFfUkFESU9fU1VQUE9SVCBpcyBub3Qgc2V0CiMg Q09ORklHX01FRElBX1JDX1NVUFBPUlQgaXMgbm90IHNldAojIENPTkZJR19NRURJQV9DT05UUk9M TEVSIGlzIG5vdCBzZXQKQ09ORklHX1ZJREVPX0RFVj15CkNPTkZJR19WSURFT19WNEwyPXkKIyBD T05GSUdfVklERU9fQURWX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fRklYRURfTUlO T1JfUkFOR0VTIGlzIG5vdCBzZXQKCiMKIyBNZWRpYSBkcml2ZXJzCiMKIyBDT05GSUdfTUVESUFf VVNCX1NVUFBPUlQgaXMgbm90IHNldAojIENPTkZJR19NRURJQV9QQ0lfU1VQUE9SVCBpcyBub3Qg c2V0CiMgQ09ORklHX1Y0TF9QTEFURk9STV9EUklWRVJTIGlzIG5vdCBzZXQKIyBDT05GSUdfVjRM X01FTTJNRU1fRFJJVkVSUyBpcyBub3Qgc2V0CiMgQ09ORklHX1Y0TF9URVNUX0RSSVZFUlMgaXMg bm90IHNldAoKIwojIFN1cHBvcnRlZCBNTUMvU0RJTyBhZGFwdGVycwojCgojCiMgTWVkaWEgYW5j aWxsYXJ5IGRyaXZlcnMgKHR1bmVycywgc2Vuc29ycywgaTJjLCBmcm9udGVuZHMpCiMKCiMKIyBF bmNvZGVycywgZGVjb2RlcnMsIHNlbnNvcnMgYW5kIG90aGVyIGhlbHBlciBjaGlwcwojCgojCiMg QXVkaW8gZGVjb2RlcnMsIHByb2Nlc3NvcnMgYW5kIG1peGVycwojCiMgQ09ORklHX1ZJREVPX1RW QVVESU8gaXMgbm90IHNldAojIENPTkZJR19WSURFT19UREE3NDMyIGlzIG5vdCBzZXQKIyBDT05G SUdfVklERU9fVERBOTg0MCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX1RFQTY0MTVDIGlzIG5v dCBzZXQKIyBDT05GSUdfVklERU9fVEVBNjQyMCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX01T UDM0MDAgaXMgbm90IHNldAojIENPTkZJR19WSURFT19DUzUzNDUgaXMgbm90IHNldAojIENPTkZJ R19WSURFT19DUzUzTDMyQSBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX1RMVjMyMEFJQzIzQiBp cyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX1dNODc3NSBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVP X1dNODczOSBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX1ZQMjdTTVBYIGlzIG5vdCBzZXQKCiMK IyBSRFMgZGVjb2RlcnMKIwojIENPTkZJR19WSURFT19TQUE2NTg4IGlzIG5vdCBzZXQKCiMKIyBW aWRlbyBkZWNvZGVycwojCiMgQ09ORklHX1ZJREVPX0FEVjcxODAgaXMgbm90IHNldAojIENPTkZJ R19WSURFT19BRFY3MTgzIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fQlQ4MTkgaXMgbm90IHNl dAojIENPTkZJR19WSURFT19CVDg1NiBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX0JUODY2IGlz IG5vdCBzZXQKIyBDT05GSUdfVklERU9fS1MwMTI3IGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9f U0FBNzExMCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX1NBQTcxMVggaXMgbm90IHNldAojIENP TkZJR19WSURFT19TQUE3MTkxIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fVFZQNTE0WCBpcyBu b3Qgc2V0CiMgQ09ORklHX1ZJREVPX1RWUDUxNTAgaXMgbm90IHNldAojIENPTkZJR19WSURFT19U VlA3MDAyIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fVlBYMzIyMCBpcyBub3Qgc2V0CgojCiMg VmlkZW8gYW5kIGF1ZGlvIGRlY29kZXJzCiMKIyBDT05GSUdfVklERU9fU0FBNzE3WCBpcyBub3Qg c2V0CiMgQ09ORklHX1ZJREVPX0NYMjU4NDAgaXMgbm90IHNldAoKIwojIE1QRUcgdmlkZW8gZW5j b2RlcnMKIwojIENPTkZJR19WSURFT19DWDIzNDFYIGlzIG5vdCBzZXQKCiMKIyBWaWRlbyBlbmNv ZGVycwojCiMgQ09ORklHX1ZJREVPX1NBQTcxMjcgaXMgbm90IHNldAojIENPTkZJR19WSURFT19T QUE3MTg1IGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fQURWNzE3MCBpcyBub3Qgc2V0CiMgQ09O RklHX1ZJREVPX0FEVjcxNzUgaXMgbm90IHNldAojIENPTkZJR19WSURFT19BRFY3MzQzIGlzIG5v dCBzZXQKIyBDT05GSUdfVklERU9fQURWNzM5MyBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX0FL ODgxWCBpcyBub3Qgc2V0CgojCiMgQ2FtZXJhIHNlbnNvciBkZXZpY2VzCiMKIyBDT05GSUdfVklE RU9fT1Y3NjcwIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fVlM2NjI0IGlzIG5vdCBzZXQKIyBD T05GSUdfVklERU9fTVQ5VjAxMSBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX1RDTTgyNVggaXMg bm90IHNldAojIENPTkZJR19WSURFT19TUjAzMFBDMzAgaXMgbm90IHNldAoKIwojIEZsYXNoIGRl dmljZXMKIwoKIwojIFZpZGVvIGltcHJvdmVtZW50IGNoaXBzCiMKIyBDT05GSUdfVklERU9fVVBE NjQwMzFBIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fVVBENjQwODMgaXMgbm90IHNldAoKIwoj IE1pc2NlbGFuZW91cyBoZWxwZXIgY2hpcHMKIwojIENPTkZJR19WSURFT19USFM3MzAzIGlzIG5v dCBzZXQKIyBDT05GSUdfVklERU9fTTUyNzkwIGlzIG5vdCBzZXQKCiMKIyBTZW5zb3JzIHVzZWQg b24gc29jX2NhbWVyYSBkcml2ZXIKIwoKIwojIEN1c3RvbWlzZSBEVkIgRnJvbnRlbmRzCiMKIyBD T05GSUdfRFZCX0FVODUyMl9WNEwgaXMgbm90IHNldAojIENPTkZJR19EVkJfVFVORVJfRElCMDA3 MCBpcyBub3Qgc2V0CiMgQ09ORklHX0RWQl9UVU5FUl9ESUIwMDkwIGlzIG5vdCBzZXQKCiMKIyBU b29scyB0byBkZXZlbG9wIG5ldyBmcm9udGVuZHMKIwojIENPTkZJR19EVkJfRFVNTVlfRkUgaXMg bm90IHNldAoKIwojIEdyYXBoaWNzIHN1cHBvcnQKIwpDT05GSUdfQUdQPXkKQ09ORklHX0FHUF9B TUQ2ND15CkNPTkZJR19BR1BfSU5URUw9eQojIENPTkZJR19BR1BfU0lTIGlzIG5vdCBzZXQKIyBD T05GSUdfQUdQX1ZJQSBpcyBub3Qgc2V0CkNPTkZJR19WR0FfQVJCPXkKQ09ORklHX1ZHQV9BUkJf TUFYX0dQVVM9MTYKIyBDT05GSUdfVkdBX1NXSVRDSEVST08gaXMgbm90IHNldApDT05GSUdfRFJN PXkKQ09ORklHX0RSTV9LTVNfSEVMUEVSPXkKIyBDT05GSUdfRFJNX0xPQURfRURJRF9GSVJNV0FS RSBpcyBub3Qgc2V0CiMgQ09ORklHX0RSTV9UREZYIGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX1Ix MjggaXMgbm90IHNldAojIENPTkZJR19EUk1fUkFERU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfRFJN X05PVVZFQVUgaXMgbm90IHNldAoKIwojIEkyQyBlbmNvZGVyIG9yIGhlbHBlciBjaGlwcwojCiMg Q09ORklHX0RSTV9JMkNfQ0g3MDA2IGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX0kyQ19TSUwxNjQg aXMgbm90IHNldAojIENPTkZJR19EUk1fSTgxMCBpcyBub3Qgc2V0CkNPTkZJR19EUk1fSTkxNT15 CkNPTkZJR19EUk1fSTkxNV9LTVM9eQojIENPTkZJR19EUk1fTUdBIGlzIG5vdCBzZXQKIyBDT05G SUdfRFJNX1NJUyBpcyBub3Qgc2V0CiMgQ09ORklHX0RSTV9WSUEgaXMgbm90IHNldAojIENPTkZJ R19EUk1fU0FWQUdFIGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX1ZNV0dGWCBpcyBub3Qgc2V0CiMg Q09ORklHX0RSTV9HTUE1MDAgaXMgbm90IHNldAojIENPTkZJR19EUk1fVURMIGlzIG5vdCBzZXQK IyBDT05GSUdfRFJNX0FTVCBpcyBub3Qgc2V0CiMgQ09ORklHX0RSTV9NR0FHMjAwIGlzIG5vdCBz ZXQKIyBDT05GSUdfRFJNX0NJUlJVU19RRU1VIGlzIG5vdCBzZXQKIyBDT05GSUdfU1RVQl9QT1VM U0JPIGlzIG5vdCBzZXQKIyBDT05GSUdfVkdBU1RBVEUgaXMgbm90IHNldApDT05GSUdfVklERU9f T1VUUFVUX0NPTlRST0w9eQpDT05GSUdfRkI9eQojIENPTkZJR19GSVJNV0FSRV9FRElEIGlzIG5v dCBzZXQKIyBDT05GSUdfRkJfRERDIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfQk9PVF9WRVNBX1NV UFBPUlQgaXMgbm90IHNldApDT05GSUdfRkJfQ0ZCX0ZJTExSRUNUPXkKQ09ORklHX0ZCX0NGQl9D T1BZQVJFQT15CkNPTkZJR19GQl9DRkJfSU1BR0VCTElUPXkKIyBDT05GSUdfRkJfQ0ZCX1JFVl9Q SVhFTFNfSU5fQllURSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1NZU19GSUxMUkVDVCBpcyBub3Qg c2V0CiMgQ09ORklHX0ZCX1NZU19DT1BZQVJFQSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1NZU19J TUFHRUJMSVQgaXMgbm90IHNldAojIENPTkZJR19GQl9GT1JFSUdOX0VORElBTiBpcyBub3Qgc2V0 CiMgQ09ORklHX0ZCX1NZU19GT1BTIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfV01UX0dFX1JPUFMg aXMgbm90IHNldAojIENPTkZJR19GQl9TVkdBTElCIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfTUFD TU9ERVMgaXMgbm90IHNldAojIENPTkZJR19GQl9CQUNLTElHSFQgaXMgbm90IHNldApDT05GSUdf RkJfTU9ERV9IRUxQRVJTPXkKQ09ORklHX0ZCX1RJTEVCTElUVElORz15CgojCiMgRnJhbWUgYnVm ZmVyIGhhcmR3YXJlIGRyaXZlcnMKIwojIENPTkZJR19GQl9DSVJSVVMgaXMgbm90IHNldAojIENP TkZJR19GQl9QTTIgaXMgbm90IHNldAojIENPTkZJR19GQl9DWUJFUjIwMDAgaXMgbm90IHNldAoj IENPTkZJR19GQl9BUkMgaXMgbm90IHNldAojIENPTkZJR19GQl9BU0lMSUFOVCBpcyBub3Qgc2V0 CiMgQ09ORklHX0ZCX0lNU1RUIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfVkdBMTYgaXMgbm90IHNl dAojIENPTkZJR19GQl9VVkVTQSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1ZFU0EgaXMgbm90IHNl dAojIENPTkZJR19GQl9ONDExIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfSEdBIGlzIG5vdCBzZXQK IyBDT05GSUdfRkJfUzFEMTNYWFggaXMgbm90IHNldAojIENPTkZJR19GQl9OVklESUEgaXMgbm90 IHNldAojIENPTkZJR19GQl9SSVZBIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfSTc0MCBpcyBub3Qg c2V0CiMgQ09ORklHX0ZCX0xFODA1NzggaXMgbm90IHNldAojIENPTkZJR19GQl9NQVRST1ggaXMg bm90IHNldAojIENPTkZJR19GQl9SQURFT04gaXMgbm90IHNldAojIENPTkZJR19GQl9BVFkxMjgg aXMgbm90IHNldAojIENPTkZJR19GQl9BVFkgaXMgbm90IHNldAojIENPTkZJR19GQl9TMyBpcyBu b3Qgc2V0CiMgQ09ORklHX0ZCX1NBVkFHRSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1NJUyBpcyBu b3Qgc2V0CiMgQ09ORklHX0ZCX1ZJQSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX05FT01BR0lDIGlz IG5vdCBzZXQKIyBDT05GSUdfRkJfS1lSTyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCXzNERlggaXMg bm90IHNldAojIENPTkZJR19GQl9WT09ET08xIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfVlQ4NjIz IGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfVFJJREVOVCBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0FS SyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1BNMyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0NBUk1J TkUgaXMgbm90IHNldAojIENPTkZJR19GQl9HRU9ERSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1NN U0NVRlggaXMgbm90IHNldAojIENPTkZJR19GQl9VREwgaXMgbm90IHNldAojIENPTkZJR19GQl9W SVJUVUFMIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfTUVUUk9OT01FIGlzIG5vdCBzZXQKIyBDT05G SUdfRkJfTUI4NjJYWCBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0JST0FEU0hFRVQgaXMgbm90IHNl dAojIENPTkZJR19GQl9BVU9fSzE5MFggaXMgbm90IHNldAojIENPTkZJR19FWFlOT1NfVklERU8g aXMgbm90IHNldApDT05GSUdfQkFDS0xJR0hUX0xDRF9TVVBQT1JUPXkKIyBDT05GSUdfTENEX0NM QVNTX0RFVklDRSBpcyBub3Qgc2V0CkNPTkZJR19CQUNLTElHSFRfQ0xBU1NfREVWSUNFPXkKQ09O RklHX0JBQ0tMSUdIVF9HRU5FUklDPXkKIyBDT05GSUdfQkFDS0xJR0hUX0FQUExFIGlzIG5vdCBz ZXQKIyBDT05GSUdfQkFDS0xJR0hUX1NBSEFSQSBpcyBub3Qgc2V0CiMgQ09ORklHX0JBQ0tMSUdI VF9BRFA4ODYwIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFDS0xJR0hUX0FEUDg4NzAgaXMgbm90IHNl dAojIENPTkZJR19CQUNLTElHSFRfTE0zNjMwIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFDS0xJR0hU X0xNMzYzOSBpcyBub3Qgc2V0CiMgQ09ORklHX0JBQ0tMSUdIVF9MUDg1NVggaXMgbm90IHNldAoK IwojIENvbnNvbGUgZGlzcGxheSBkcml2ZXIgc3VwcG9ydAojCkNPTkZJR19WR0FfQ09OU09MRT15 CkNPTkZJR19WR0FDT05fU09GVF9TQ1JPTExCQUNLPXkKQ09ORklHX1ZHQUNPTl9TT0ZUX1NDUk9M TEJBQ0tfU0laRT02NApDT05GSUdfRFVNTVlfQ09OU09MRT15CkNPTkZJR19GUkFNRUJVRkZFUl9D T05TT0xFPXkKQ09ORklHX0ZSQU1FQlVGRkVSX0NPTlNPTEVfREVURUNUX1BSSU1BUlk9eQojIENP TkZJR19GUkFNRUJVRkZFUl9DT05TT0xFX1JPVEFUSU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfRk9O VFMgaXMgbm90IHNldApDT05GSUdfRk9OVF84eDg9eQpDT05GSUdfRk9OVF84eDE2PXkKQ09ORklH X0xPR089eQojIENPTkZJR19MT0dPX0xJTlVYX01PTk8gaXMgbm90IHNldAojIENPTkZJR19MT0dP X0xJTlVYX1ZHQTE2IGlzIG5vdCBzZXQKQ09ORklHX0xPR09fTElOVVhfQ0xVVDIyND15CkNPTkZJ R19TT1VORD15CiMgQ09ORklHX1NPVU5EX09TU19DT1JFIGlzIG5vdCBzZXQKQ09ORklHX1NORD15 CkNPTkZJR19TTkRfVElNRVI9eQpDT05GSUdfU05EX1BDTT15CkNPTkZJR19TTkRfSFdERVA9eQpD T05GSUdfU05EX1JBV01JREk9bQpDT05GSUdfU05EX1NFUVVFTkNFUj15CiMgQ09ORklHX1NORF9T RVFfRFVNTVkgaXMgbm90IHNldAojIENPTkZJR19TTkRfTUlYRVJfT1NTIGlzIG5vdCBzZXQKIyBD T05GSUdfU05EX1BDTV9PU1MgaXMgbm90IHNldAojIENPTkZJR19TTkRfU0VRVUVOQ0VSX09TUyBp cyBub3Qgc2V0CkNPTkZJR19TTkRfSFJUSU1FUj15CkNPTkZJR19TTkRfU0VRX0hSVElNRVJfREVG QVVMVD15CkNPTkZJR19TTkRfRFlOQU1JQ19NSU5PUlM9eQojIENPTkZJR19TTkRfU1VQUE9SVF9P TERfQVBJIGlzIG5vdCBzZXQKQ09ORklHX1NORF9WRVJCT1NFX1BST0NGUz15CiMgQ09ORklHX1NO RF9WRVJCT1NFX1BSSU5USyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9ERUJVRyBpcyBub3Qgc2V0 CkNPTkZJR19TTkRfVk1BU1RFUj15CkNPTkZJR19TTkRfS0NUTF9KQUNLPXkKQ09ORklHX1NORF9E TUFfU0dCVUY9eQpDT05GSUdfU05EX1JBV01JRElfU0VRPW0KIyBDT05GSUdfU05EX09QTDNfTElC X1NFUSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9PUEw0X0xJQl9TRVEgaXMgbm90IHNldAojIENP TkZJR19TTkRfU0JBV0VfU0VRIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX0VNVTEwSzFfU0VRIGlz IG5vdCBzZXQKIyBDT05GSUdfU05EX0RSSVZFUlMgaXMgbm90IHNldApDT05GSUdfU05EX1BDST15 CiMgQ09ORklHX1NORF9BRDE4ODkgaXMgbm90IHNldAojIENPTkZJR19TTkRfQUxTMzAwIGlzIG5v dCBzZXQKIyBDT05GSUdfU05EX0FMUzQwMDAgaXMgbm90IHNldAojIENPTkZJR19TTkRfQUxJNTQ1 MSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9BU0lIUEkgaXMgbm90IHNldAojIENPTkZJR19TTkRf QVRJSVhQIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX0FUSUlYUF9NT0RFTSBpcyBub3Qgc2V0CiMg Q09ORklHX1NORF9BVTg4MTAgaXMgbm90IHNldAojIENPTkZJR19TTkRfQVU4ODIwIGlzIG5vdCBz ZXQKIyBDT05GSUdfU05EX0FVODgzMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9BVzIgaXMgbm90 IHNldAojIENPTkZJR19TTkRfQVpUMzMyOCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9CVDg3WCBp cyBub3Qgc2V0CiMgQ09ORklHX1NORF9DQTAxMDYgaXMgbm90IHNldAojIENPTkZJR19TTkRfQ01J UENJIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX09YWUdFTiBpcyBub3Qgc2V0CiMgQ09ORklHX1NO RF9DUzQyODEgaXMgbm90IHNldAojIENPTkZJR19TTkRfQ1M0NlhYIGlzIG5vdCBzZXQKIyBDT05G SUdfU05EX0NTNTUzMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9DUzU1MzVBVURJTyBpcyBub3Qg c2V0CiMgQ09ORklHX1NORF9DVFhGSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9EQVJMQTIwIGlz IG5vdCBzZXQKIyBDT05GSUdfU05EX0dJTkEyMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9MQVlM QTIwIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX0RBUkxBMjQgaXMgbm90IHNldAojIENPTkZJR19T TkRfR0lOQTI0IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX0xBWUxBMjQgaXMgbm90IHNldAojIENP TkZJR19TTkRfTU9OQSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9NSUEgaXMgbm90IHNldAojIENP TkZJR19TTkRfRUNITzNHIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX0lORElHTyBpcyBub3Qgc2V0 CiMgQ09ORklHX1NORF9JTkRJR09JTyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9JTkRJR09ESiBp cyBub3Qgc2V0CiMgQ09ORklHX1NORF9JTkRJR09JT1ggaXMgbm90IHNldAojIENPTkZJR19TTkRf SU5ESUdPREpYIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX0VNVTEwSzEgaXMgbm90IHNldAojIENP TkZJR19TTkRfRU1VMTBLMVggaXMgbm90IHNldAojIENPTkZJR19TTkRfRU5TMTM3MCBpcyBub3Qg c2V0CiMgQ09ORklHX1NORF9FTlMxMzcxIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX0VTMTkzOCBp cyBub3Qgc2V0CiMgQ09ORklHX1NORF9FUzE5NjggaXMgbm90IHNldAojIENPTkZJR19TTkRfRk04 MDEgaXMgbm90IHNldApDT05GSUdfU05EX0hEQV9JTlRFTD15CkNPTkZJR19TTkRfSERBX1BSRUFM TE9DX1NJWkU9NjQKQ09ORklHX1NORF9IREFfSFdERVA9eQojIENPTkZJR19TTkRfSERBX1JFQ09O RklHIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX0hEQV9JTlBVVF9CRUVQIGlzIG5vdCBzZXQKIyBD T05GSUdfU05EX0hEQV9JTlBVVF9KQUNLIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX0hEQV9QQVRD SF9MT0FERVIgaXMgbm90IHNldApDT05GSUdfU05EX0hEQV9DT0RFQ19SRUFMVEVLPXkKIyBDT05G SUdfU05EX0hEQV9DT0RFQ19BTkFMT0cgaXMgbm90IHNldAojIENPTkZJR19TTkRfSERBX0NPREVD X1NJR01BVEVMIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX0hEQV9DT0RFQ19WSUEgaXMgbm90IHNl dAojIENPTkZJR19TTkRfSERBX0NPREVDX0hETUkgaXMgbm90IHNldAojIENPTkZJR19TTkRfSERB X0NPREVDX0NJUlJVUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9IREFfQ09ERUNfQ09ORVhBTlQg aXMgbm90IHNldAojIENPTkZJR19TTkRfSERBX0NPREVDX0NBMDExMCBpcyBub3Qgc2V0CiMgQ09O RklHX1NORF9IREFfQ09ERUNfQ0EwMTMyIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX0hEQV9DT0RF Q19DTUVESUEgaXMgbm90IHNldAojIENPTkZJR19TTkRfSERBX0NPREVDX1NJMzA1NCBpcyBub3Qg c2V0CiMgQ09ORklHX1NORF9IREFfR0VORVJJQyBpcyBub3Qgc2V0CkNPTkZJR19TTkRfSERBX1BP V0VSX1NBVkVfREVGQVVMVD0wCiMgQ09ORklHX1NORF9IRFNQIGlzIG5vdCBzZXQKIyBDT05GSUdf U05EX0hEU1BNIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX0lDRTE3MTIgaXMgbm90IHNldAojIENP TkZJR19TTkRfSUNFMTcyNCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9JTlRFTDhYMCBpcyBub3Qg c2V0CiMgQ09ORklHX1NORF9JTlRFTDhYME0gaXMgbm90IHNldAojIENPTkZJR19TTkRfS09SRzEy MTIgaXMgbm90IHNldAojIENPTkZJR19TTkRfTE9MQSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9M WDY0NjRFUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9NQUVTVFJPMyBpcyBub3Qgc2V0CiMgQ09O RklHX1NORF9NSVhBUlQgaXMgbm90IHNldAojIENPTkZJR19TTkRfTk0yNTYgaXMgbm90IHNldAoj IENPTkZJR19TTkRfUENYSFIgaXMgbm90IHNldAojIENPTkZJR19TTkRfUklQVElERSBpcyBub3Qg c2V0CiMgQ09ORklHX1NORF9STUUzMiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9STUU5NiBpcyBu b3Qgc2V0CiMgQ09ORklHX1NORF9STUU5NjUyIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPTklD VklCRVMgaXMgbm90IHNldAojIENPTkZJR19TTkRfVFJJREVOVCBpcyBub3Qgc2V0CiMgQ09ORklH X1NORF9WSUE4MlhYIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1ZJQTgyWFhfTU9ERU0gaXMgbm90 IHNldAojIENPTkZJR19TTkRfVklSVFVPU08gaXMgbm90IHNldAojIENPTkZJR19TTkRfVlgyMjIg aXMgbm90IHNldAojIENPTkZJR19TTkRfWU1GUENJIGlzIG5vdCBzZXQKQ09ORklHX1NORF9VU0I9 eQpDT05GSUdfU05EX1VTQl9BVURJTz1tCiMgQ09ORklHX1NORF9VU0JfVUExMDEgaXMgbm90IHNl dAojIENPTkZJR19TTkRfVVNCX1VTWDJZIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1VTQl9DQUlB USBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9VU0JfVVMxMjJMIGlzIG5vdCBzZXQKIyBDT05GSUdf U05EX1VTQl82RklSRSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9QQ01DSUEgaXMgbm90IHNldAoj IENPTkZJR19TTkRfU09DIGlzIG5vdCBzZXQKIyBDT05GSUdfU09VTkRfUFJJTUUgaXMgbm90IHNl dAoKIwojIEhJRCBzdXBwb3J0CiMKQ09ORklHX0hJRD15CkNPTkZJR19ISURSQVc9eQojIENPTkZJ R19VSElEIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9HRU5FUklDPXkKCiMKIyBTcGVjaWFsIEhJRCBk cml2ZXJzCiMKQ09ORklHX0hJRF9BNFRFQ0g9eQojIENPTkZJR19ISURfQUNSVVggaXMgbm90IHNl dApDT05GSUdfSElEX0FQUExFPXkKIyBDT05GSUdfSElEX0FVUkVBTCBpcyBub3Qgc2V0CkNPTkZJ R19ISURfQkVMS0lOPXkKQ09ORklHX0hJRF9DSEVSUlk9eQpDT05GSUdfSElEX0NISUNPTlk9eQoj IENPTkZJR19ISURfUFJPRElLRVlTIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9DWVBSRVNTPXkKIyBD T05GSUdfSElEX0RSQUdPTlJJU0UgaXMgbm90IHNldAojIENPTkZJR19ISURfRU1TX0ZGIGlzIG5v dCBzZXQKQ09ORklHX0hJRF9FWktFWT15CiMgQ09ORklHX0hJRF9IT0xURUsgaXMgbm90IHNldAoj IENPTkZJR19ISURfS0VZVE9VQ0ggaXMgbm90IHNldApDT05GSUdfSElEX0tZRT15CiMgQ09ORklH X0hJRF9VQ0xPR0lDIGlzIG5vdCBzZXQKIyBDT05GSUdfSElEX1dBTFRPUCBpcyBub3Qgc2V0CiMg Q09ORklHX0hJRF9HWVJBVElPTiBpcyBub3Qgc2V0CiMgQ09ORklHX0hJRF9UV0lOSEFOIGlzIG5v dCBzZXQKQ09ORklHX0hJRF9LRU5TSU5HVE9OPXkKIyBDT05GSUdfSElEX0xDUE9XRVIgaXMgbm90 IHNldAojIENPTkZJR19ISURfTEVOT1ZPX1RQS0JEIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9MT0dJ VEVDSD15CkNPTkZJR19ISURfTE9HSVRFQ0hfREo9eQojIENPTkZJR19MT0dJVEVDSF9GRiBpcyBu b3Qgc2V0CiMgQ09ORklHX0xPR0lSVU1CTEVQQUQyX0ZGIGlzIG5vdCBzZXQKIyBDT05GSUdfTE9H SUc5NDBfRkYgaXMgbm90IHNldAojIENPTkZJR19MT0dJV0hFRUxTX0ZGIGlzIG5vdCBzZXQKQ09O RklHX0hJRF9NSUNST1NPRlQ9eQpDT05GSUdfSElEX01PTlRFUkVZPXkKIyBDT05GSUdfSElEX01V TFRJVE9VQ0ggaXMgbm90IHNldAojIENPTkZJR19ISURfTlRSSUcgaXMgbm90IHNldAojIENPTkZJ R19ISURfT1JURUsgaXMgbm90IHNldAojIENPTkZJR19ISURfUEFOVEhFUkxPUkQgaXMgbm90IHNl dAojIENPTkZJR19ISURfUEVUQUxZTlggaXMgbm90IHNldAojIENPTkZJR19ISURfUElDT0xDRCBp cyBub3Qgc2V0CiMgQ09ORklHX0hJRF9QUklNQVggaXMgbm90IHNldAojIENPTkZJR19ISURfUk9D Q0FUIGlzIG5vdCBzZXQKIyBDT05GSUdfSElEX1NBSVRFSyBpcyBub3Qgc2V0CiMgQ09ORklHX0hJ RF9TQU1TVU5HIGlzIG5vdCBzZXQKIyBDT05GSUdfSElEX1NPTlkgaXMgbm90IHNldAojIENPTkZJ R19ISURfU1BFRURMSU5LIGlzIG5vdCBzZXQKIyBDT05GSUdfSElEX1NVTlBMVVMgaXMgbm90IHNl dAojIENPTkZJR19ISURfR1JFRU5BU0lBIGlzIG5vdCBzZXQKIyBDT05GSUdfSElEX1NNQVJUSk9Z UExVUyBpcyBub3Qgc2V0CiMgQ09ORklHX0hJRF9USVZPIGlzIG5vdCBzZXQKIyBDT05GSUdfSElE X1RPUFNFRUQgaXMgbm90IHNldAojIENPTkZJR19ISURfVEhSVVNUTUFTVEVSIGlzIG5vdCBzZXQK IyBDT05GSUdfSElEX1pFUk9QTFVTIGlzIG5vdCBzZXQKIyBDT05GSUdfSElEX1pZREFDUk9OIGlz IG5vdCBzZXQKIyBDT05GSUdfSElEX1NFTlNPUl9IVUIgaXMgbm90IHNldAoKIwojIFVTQiBISUQg c3VwcG9ydAojCkNPTkZJR19VU0JfSElEPXkKIyBDT05GSUdfSElEX1BJRCBpcyBub3Qgc2V0CkNP TkZJR19VU0JfSElEREVWPXkKQ09ORklHX1VTQl9BUkNIX0hBU19PSENJPXkKQ09ORklHX1VTQl9B UkNIX0hBU19FSENJPXkKQ09ORklHX1VTQl9BUkNIX0hBU19YSENJPXkKQ09ORklHX1VTQl9TVVBQ T1JUPXkKQ09ORklHX1VTQl9DT01NT049eQpDT05GSUdfVVNCX0FSQ0hfSEFTX0hDRD15CkNPTkZJ R19VU0I9eQpDT05GSUdfVVNCX0RFQlVHPXkKQ09ORklHX1VTQl9BTk5PVU5DRV9ORVdfREVWSUNF Uz15CgojCiMgTWlzY2VsbGFuZW91cyBVU0Igb3B0aW9ucwojCkNPTkZJR19VU0JfRFlOQU1JQ19N SU5PUlM9eQojIENPTkZJR19VU0JfU1VTUEVORCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9PVEdf V0hJVEVMSVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX09UR19CTEFDS0xJU1RfSFVCIGlzIG5v dCBzZXQKIyBDT05GSUdfVVNCX01PTiBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9XVVNCX0NCQUYg aXMgbm90IHNldAoKIwojIFVTQiBIb3N0IENvbnRyb2xsZXIgRHJpdmVycwojCiMgQ09ORklHX1VT Ql9DNjdYMDBfSENEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1hIQ0lfSENEIGlzIG5vdCBzZXQK Q09ORklHX1VTQl9FSENJX0hDRD15CiMgQ09ORklHX1VTQl9FSENJX1JPT1RfSFVCX1RUIGlzIG5v dCBzZXQKIyBDT05GSUdfVVNCX0VIQ0lfVFRfTkVXU0NIRUQgaXMgbm90IHNldAojIENPTkZJR19V U0JfT1hVMjEwSFBfSENEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0lTUDExNlhfSENEIGlzIG5v dCBzZXQKIyBDT05GSUdfVVNCX0lTUDE3NjBfSENEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0lT UDEzNjJfSENEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX09IQ0lfSENEIGlzIG5vdCBzZXQKIyBD T05GSUdfVVNCX0VIQ0lfSENEX1BMQVRGT1JNIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9VSENJX0hD RD15CiMgQ09ORklHX1VTQl9TTDgxMV9IQ0QgaXMgbm90IHNldAojIENPTkZJR19VU0JfUjhBNjY1 OTdfSENEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0hDRF9TU0IgaXMgbm90IHNldAojIENPTkZJ R19VU0JfQ0hJUElERUEgaXMgbm90IHNldAoKIwojIFVTQiBEZXZpY2UgQ2xhc3MgZHJpdmVycwoj CkNPTkZJR19VU0JfQUNNPXkKIyBDT05GSUdfVVNCX1BSSU5URVIgaXMgbm90IHNldAojIENPTkZJ R19VU0JfV0RNIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1RNQyBpcyBub3Qgc2V0CgojCiMgTk9U RTogVVNCX1NUT1JBR0UgZGVwZW5kcyBvbiBTQ1NJIGJ1dCBCTEtfREVWX1NEIG1heQojCgojCiMg YWxzbyBiZSBuZWVkZWQ7IHNlZSBVU0JfU1RPUkFHRSBIZWxwIGZvciBtb3JlIGluZm8KIwpDT05G SUdfVVNCX1NUT1JBR0U9eQojIENPTkZJR19VU0JfU1RPUkFHRV9ERUJVRyBpcyBub3Qgc2V0CiMg Q09ORklHX1VTQl9TVE9SQUdFX1JFQUxURUsgaXMgbm90IHNldAojIENPTkZJR19VU0JfU1RPUkFH RV9EQVRBRkFCIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1NUT1JBR0VfRlJFRUNPTSBpcyBub3Qg c2V0CiMgQ09ORklHX1VTQl9TVE9SQUdFX0lTRDIwMCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9T VE9SQUdFX1VTQkFUIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1NUT1JBR0VfU0REUjA5IGlzIG5v dCBzZXQKIyBDT05GSUdfVVNCX1NUT1JBR0VfU0REUjU1IGlzIG5vdCBzZXQKIyBDT05GSUdfVVNC X1NUT1JBR0VfSlVNUFNIT1QgaXMgbm90IHNldAojIENPTkZJR19VU0JfU1RPUkFHRV9BTEFVREEg aXMgbm90IHNldAojIENPTkZJR19VU0JfU1RPUkFHRV9PTkVUT1VDSCBpcyBub3Qgc2V0CiMgQ09O RklHX1VTQl9TVE9SQUdFX0tBUk1BIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1NUT1JBR0VfQ1lQ UkVTU19BVEFDQiBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9TVE9SQUdFX0VORV9VQjYyNTAgaXMg bm90IHNldApDT05GSUdfVVNCX1VBUz15CgojCiMgVVNCIEltYWdpbmcgZGV2aWNlcwojCiMgQ09O RklHX1VTQl9NREM4MDAgaXMgbm90IHNldAojIENPTkZJR19VU0JfTUlDUk9URUsgaXMgbm90IHNl dAoKIwojIFVTQiBwb3J0IGRyaXZlcnMKIwpDT05GSUdfVVNCX1NFUklBTD1tCiMgQ09ORklHX1VT Ql9TRVJJQUxfR0VORVJJQyBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9TRVJJQUxfQUlSQ0FCTEUg aXMgbm90IHNldAojIENPTkZJR19VU0JfU0VSSUFMX0FSSzMxMTYgaXMgbm90IHNldAojIENPTkZJ R19VU0JfU0VSSUFMX0JFTEtJTiBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9TRVJJQUxfQ0gzNDEg aXMgbm90IHNldAojIENPTkZJR19VU0JfU0VSSUFMX1dISVRFSEVBVCBpcyBub3Qgc2V0CiMgQ09O RklHX1VTQl9TRVJJQUxfRElHSV9BQ0NFTEVQT1JUIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1NF UklBTF9DUDIxMFggaXMgbm90IHNldAojIENPTkZJR19VU0JfU0VSSUFMX0NZUFJFU1NfTTggaXMg bm90IHNldAojIENPTkZJR19VU0JfU0VSSUFMX0VNUEVHIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9T RVJJQUxfRlRESV9TSU89bQojIENPTkZJR19VU0JfU0VSSUFMX0ZVTlNPRlQgaXMgbm90IHNldAoj IENPTkZJR19VU0JfU0VSSUFMX1ZJU09SIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1NFUklBTF9J UEFRIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1NFUklBTF9JUiBpcyBub3Qgc2V0CiMgQ09ORklH X1VTQl9TRVJJQUxfRURHRVBPUlQgaXMgbm90IHNldAojIENPTkZJR19VU0JfU0VSSUFMX0VER0VQ T1JUX1RJIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1NFUklBTF9GODEyMzIgaXMgbm90IHNldAoj IENPTkZJR19VU0JfU0VSSUFMX0dBUk1JTiBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9TRVJJQUxf SVBXIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1NFUklBTF9JVVUgaXMgbm90IHNldAojIENPTkZJ R19VU0JfU0VSSUFMX0tFWVNQQU5fUERBIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1NFUklBTF9L RVlTUEFOIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1NFUklBTF9LTFNJIGlzIG5vdCBzZXQKIyBD T05GSUdfVVNCX1NFUklBTF9LT0JJTF9TQ1QgaXMgbm90IHNldAojIENPTkZJR19VU0JfU0VSSUFM X01DVF9VMjMyIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1NFUklBTF9NRVRSTyBpcyBub3Qgc2V0 CiMgQ09ORklHX1VTQl9TRVJJQUxfTU9TNzcyMCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9TRVJJ QUxfTU9TNzg0MCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9TRVJJQUxfTU9UT1JPTEEgaXMgbm90 IHNldAojIENPTkZJR19VU0JfU0VSSUFMX05BVk1BTiBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9T RVJJQUxfUEwyMzAzIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1NFUklBTF9PVEk2ODU4IGlzIG5v dCBzZXQKIyBDT05GSUdfVVNCX1NFUklBTF9RQ0FVWCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9T RVJJQUxfUVVBTENPTU0gaXMgbm90IHNldAojIENPTkZJR19VU0JfU0VSSUFMX1NQQ1A4WDUgaXMg bm90IHNldAojIENPTkZJR19VU0JfU0VSSUFMX0hQNFggaXMgbm90IHNldAojIENPTkZJR19VU0Jf U0VSSUFMX1NBRkUgaXMgbm90IHNldAojIENPTkZJR19VU0JfU0VSSUFMX1NJRU1FTlNfTVBJIGlz IG5vdCBzZXQKIyBDT05GSUdfVVNCX1NFUklBTF9TSUVSUkFXSVJFTEVTUyBpcyBub3Qgc2V0CiMg Q09ORklHX1VTQl9TRVJJQUxfU1lNQk9MIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1NFUklBTF9U SSBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9TRVJJQUxfQ1lCRVJKQUNLIGlzIG5vdCBzZXQKIyBD T05GSUdfVVNCX1NFUklBTF9YSVJDT00gaXMgbm90IHNldAojIENPTkZJR19VU0JfU0VSSUFMX09Q VElPTiBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9TRVJJQUxfT01OSU5FVCBpcyBub3Qgc2V0CiMg Q09ORklHX1VTQl9TRVJJQUxfT1BUSUNPTiBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9TRVJJQUxf VklWT1BBWV9TRVJJQUwgaXMgbm90IHNldAojIENPTkZJR19VU0JfU0VSSUFMX1pJTyBpcyBub3Qg c2V0CiMgQ09ORklHX1VTQl9TRVJJQUxfWlRFIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1NFUklB TF9TU1UxMDAgaXMgbm90IHNldAojIENPTkZJR19VU0JfU0VSSUFMX1FUMiBpcyBub3Qgc2V0CiMg Q09ORklHX1VTQl9TRVJJQUxfREVCVUcgaXMgbm90IHNldAoKIwojIFVTQiBNaXNjZWxsYW5lb3Vz IGRyaXZlcnMKIwojIENPTkZJR19VU0JfRU1JNjIgaXMgbm90IHNldAojIENPTkZJR19VU0JfRU1J MjYgaXMgbm90IHNldAojIENPTkZJR19VU0JfQURVVFVYIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNC X1NFVlNFRyBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9SSU81MDAgaXMgbm90IHNldAojIENPTkZJ R19VU0JfTEVHT1RPV0VSIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0xDRCBpcyBub3Qgc2V0CiMg Q09ORklHX1VTQl9MRUQgaXMgbm90IHNldAojIENPTkZJR19VU0JfQ1lQUkVTU19DWTdDNjMgaXMg bm90IHNldAojIENPTkZJR19VU0JfQ1lUSEVSTSBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9JRE1P VVNFIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0ZURElfRUxBTiBpcyBub3Qgc2V0CiMgQ09ORklH X1VTQl9BUFBMRURJU1BMQVkgaXMgbm90IHNldAojIENPTkZJR19VU0JfU0lTVVNCVkdBIGlzIG5v dCBzZXQKIyBDT05GSUdfVVNCX0xEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1RSQU5DRVZJQlJB VE9SIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0lPV0FSUklPUiBpcyBub3Qgc2V0CiMgQ09ORklH X1VTQl9URVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0lTSUdIVEZXIGlzIG5vdCBzZXQKIyBD T05GSUdfVVNCX1lVUkVYIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0VaVVNCX0ZYMiBpcyBub3Qg c2V0CgojCiMgVVNCIFBoeXNpY2FsIExheWVyIGRyaXZlcnMKIwojIENPTkZJR19PTUFQX1VTQjIg aXMgbm90IHNldAojIENPTkZJR19VU0JfSVNQMTMwMSBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9H QURHRVQgaXMgbm90IHNldAoKIwojIE9URyBhbmQgcmVsYXRlZCBpbmZyYXN0cnVjdHVyZQojCiMg Q09ORklHX05PUF9VU0JfWENFSVYgaXMgbm90IHNldAojIENPTkZJR19VV0IgaXMgbm90IHNldAoj IENPTkZJR19NTUMgaXMgbm90IHNldAojIENPTkZJR19NRU1TVElDSyBpcyBub3Qgc2V0CkNPTkZJ R19ORVdfTEVEUz15CkNPTkZJR19MRURTX0NMQVNTPXkKCiMKIyBMRUQgZHJpdmVycwojCiMgQ09O RklHX0xFRFNfTE0zNTMwIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19MTTM2NDIgaXMgbm90IHNl dAojIENPTkZJR19MRURTX1BDQTk1MzIgaXMgbm90IHNldAojIENPTkZJR19MRURTX0xQMzk0NCBp cyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfTFA1NTIxIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19M UDU1MjMgaXMgbm90IHNldAojIENPTkZJR19MRURTX0NMRVZPX01BSUwgaXMgbm90IHNldAojIENP TkZJR19MRURTX1BDQTk1NVggaXMgbm90IHNldAojIENPTkZJR19MRURTX1BDQTk2MzMgaXMgbm90 IHNldAojIENPTkZJR19MRURTX0JEMjgwMiBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfSU5URUxf U1M0MjAwIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19UQ0E2NTA3IGlzIG5vdCBzZXQKIyBDT05G SUdfTEVEU19MTTM1NXggaXMgbm90IHNldAojIENPTkZJR19MRURTX09UMjAwIGlzIG5vdCBzZXQK IyBDT05GSUdfTEVEU19CTElOS00gaXMgbm90IHNldApDT05GSUdfTEVEU19UUklHR0VSUz15Cgoj CiMgTEVEIFRyaWdnZXJzCiMKIyBDT05GSUdfTEVEU19UUklHR0VSX1RJTUVSIGlzIG5vdCBzZXQK IyBDT05GSUdfTEVEU19UUklHR0VSX09ORVNIT1QgaXMgbm90IHNldAojIENPTkZJR19MRURTX1RS SUdHRVJfSEVBUlRCRUFUIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19UUklHR0VSX0JBQ0tMSUdI VCBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfVFJJR0dFUl9DUFUgaXMgbm90IHNldAojIENPTkZJ R19MRURTX1RSSUdHRVJfREVGQVVMVF9PTiBpcyBub3Qgc2V0CgojCiMgaXB0YWJsZXMgdHJpZ2dl ciBpcyB1bmRlciBOZXRmaWx0ZXIgY29uZmlnIChMRUQgdGFyZ2V0KQojCiMgQ09ORklHX0xFRFNf VFJJR0dFUl9UUkFOU0lFTlQgaXMgbm90IHNldAojIENPTkZJR19BQ0NFU1NJQklMSVRZIGlzIG5v dCBzZXQKIyBDT05GSUdfSU5GSU5JQkFORCBpcyBub3Qgc2V0CkNPTkZJR19FREFDPXkKCiMKIyBS ZXBvcnRpbmcgc3Vic3lzdGVtcwojCkNPTkZJR19FREFDX0xFR0FDWV9TWVNGUz15CiMgQ09ORklH X0VEQUNfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19FREFDX01NX0VEQUMgaXMgbm90IHNldApD T05GSUdfUlRDX0xJQj15CkNPTkZJR19SVENfQ0xBU1M9eQpDT05GSUdfUlRDX0hDVE9TWVM9eQpD T05GSUdfUlRDX0hDVE9TWVNfREVWSUNFPSJydGMwIgojIENPTkZJR19SVENfREVCVUcgaXMgbm90 IHNldAoKIwojIFJUQyBpbnRlcmZhY2VzCiMKQ09ORklHX1JUQ19JTlRGX1NZU0ZTPXkKQ09ORklH X1JUQ19JTlRGX1BST0M9eQpDT05GSUdfUlRDX0lOVEZfREVWPXkKIyBDT05GSUdfUlRDX0lOVEZf REVWX1VJRV9FTVVMIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9URVNUIGlzIG5vdCBzZXQK CiMKIyBJMkMgUlRDIGRyaXZlcnMKIwojIENPTkZJR19SVENfRFJWX0RTMTMwNyBpcyBub3Qgc2V0 CiMgQ09ORklHX1JUQ19EUlZfRFMxMzc0IGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9EUzE2 NzIgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJWX0RTMzIzMiBpcyBub3Qgc2V0CiMgQ09ORklH X1JUQ19EUlZfTUFYNjkwMCBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfUlM1QzM3MiBpcyBu b3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfSVNMMTIwOCBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19E UlZfSVNMMTIwMjIgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJWX1gxMjA1IGlzIG5vdCBzZXQK IyBDT05GSUdfUlRDX0RSVl9QQ0Y4NTYzIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9QQ0Y4 NTgzIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9NNDFUODAgaXMgbm90IHNldAojIENPTkZJ R19SVENfRFJWX0JRMzJLIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9TMzUzOTBBIGlzIG5v dCBzZXQKIyBDT05GSUdfUlRDX0RSVl9GTTMxMzAgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJW X1JYODU4MSBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfUlg4MDI1IGlzIG5vdCBzZXQKIyBD T05GSUdfUlRDX0RSVl9FTTMwMjcgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJWX1JWMzAyOUMy IGlzIG5vdCBzZXQKCiMKIyBTUEkgUlRDIGRyaXZlcnMKIwoKIwojIFBsYXRmb3JtIFJUQyBkcml2 ZXJzCiMKQ09ORklHX1JUQ19EUlZfQ01PUz15CiMgQ09ORklHX1JUQ19EUlZfRFMxMjg2IGlzIG5v dCBzZXQKIyBDT05GSUdfUlRDX0RSVl9EUzE1MTEgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJW X0RTMTU1MyBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfRFMxNzQyIGlzIG5vdCBzZXQKIyBD T05GSUdfUlRDX0RSVl9TVEsxN1RBOCBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfTTQ4VDg2 IGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9NNDhUMzUgaXMgbm90IHNldAojIENPTkZJR19S VENfRFJWX000OFQ1OSBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfTVNNNjI0MiBpcyBub3Qg c2V0CiMgQ09ORklHX1JUQ19EUlZfQlE0ODAyIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9S UDVDMDEgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJWX1YzMDIwIGlzIG5vdCBzZXQKIyBDT05G SUdfUlRDX0RSVl9EUzI0MDQgaXMgbm90IHNldAoKIwojIG9uLUNQVSBSVEMgZHJpdmVycwojCiMg Q09ORklHX0RNQURFVklDRVMgaXMgbm90IHNldAojIENPTkZJR19BVVhESVNQTEFZIGlzIG5vdCBz ZXQKIyBDT05GSUdfVUlPIGlzIG5vdCBzZXQKCiMKIyBWaXJ0aW8gZHJpdmVycwojCiMgQ09ORklH X1ZJUlRJT19QQ0kgaXMgbm90IHNldAojIENPTkZJR19WSVJUSU9fTU1JTyBpcyBub3Qgc2V0Cgoj CiMgTWljcm9zb2Z0IEh5cGVyLVYgZ3Vlc3Qgc3VwcG9ydAojCiMgQ09ORklHX0hZUEVSViBpcyBu b3Qgc2V0CkNPTkZJR19TVEFHSU5HPXkKIyBDT05GSUdfRVQxMzFYIGlzIG5vdCBzZXQKIyBDT05G SUdfU0xJQ09TUyBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQklQX0NPUkUgaXMgbm90IHNldAojIENP TkZJR19XMzVVTkQgaXMgbm90IHNldApDT05GSUdfUFJJU00yX1VTQj1tCiMgQ09ORklHX0VDSE8g aXMgbm90IHNldAojIENPTkZJR19DT01FREkgaXMgbm90IHNldAojIENPTkZJR19BU1VTX09MRUQg aXMgbm90IHNldAojIENPTkZJR19SODE4N1NFIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRMODE5MlUg aXMgbm90IHNldAojIENPTkZJR19SVExMSUIgaXMgbm90IHNldAojIENPTkZJR19SODcxMlUgaXMg bm90IHNldAojIENPTkZJR19SVFNfUFNUT1IgaXMgbm90IHNldAojIENPTkZJR19SVFM1MTM5IGlz IG5vdCBzZXQKIyBDT05GSUdfVFJBTlpQT1JUIGlzIG5vdCBzZXQKIyBDT05GSUdfSURFX1BISVNP TiBpcyBub3Qgc2V0CiMgQ09ORklHX0xJTkU2X1VTQiBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9T RVJJQUxfUVVBVEVDSDIgaXMgbm90IHNldAojIENPTkZJR19WVDY2NTUgaXMgbm90IHNldAojIENP TkZJR19WVDY2NTYgaXMgbm90IHNldAojIENPTkZJR19EWF9TRVAgaXMgbm90IHNldAojIENPTkZJ R19aU01BTExPQyBpcyBub3Qgc2V0CiMgQ09ORklHX1dMQUdTNDlfSDIgaXMgbm90IHNldAojIENP TkZJR19XTEFHUzQ5X0gyNSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1NNN1hYIGlzIG5vdCBzZXQK IyBDT05GSUdfQ1JZU1RBTEhEIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfWEdJIGlzIG5vdCBzZXQK IyBDT05GSUdfQUNQSV9RVUlDS1NUQVJUIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0VORVNUT1JB R0UgaXMgbm90IHNldAojIENPTkZJR19CQ01fV0lNQVggaXMgbm90IHNldAojIENPTkZJR19GVDEw MDAgaXMgbm90IHNldAoKIwojIFNwZWFrdXAgY29uc29sZSBzcGVlY2gKIwojIENPTkZJR19TUEVB S1VQIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fU1lOQVBUSUNTX0kyQ19STUk0IGlz IG5vdCBzZXQKIyBDT05GSUdfU1RBR0lOR19NRURJQSBpcyBub3Qgc2V0CgojCiMgQW5kcm9pZAoj CiMgQ09ORklHX0FORFJPSUQgaXMgbm90IHNldAojIENPTkZJR19QSE9ORSBpcyBub3Qgc2V0CiMg Q09ORklHX1VTQl9XUEFOX0hDRCBpcyBub3Qgc2V0CiMgQ09ORklHX0lQQUNLX0JVUyBpcyBub3Qg c2V0CiMgQ09ORklHX1dJTUFYX0dETTcyWFggaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9S X1NJTElDT00gaXMgbm90IHNldAojIENPTkZJR19DRUQxNDAxIGlzIG5vdCBzZXQKIyBDT05GSUdf REdSUCBpcyBub3Qgc2V0CiMgQ09ORklHX1g4Nl9QTEFURk9STV9ERVZJQ0VTIGlzIG5vdCBzZXQK CiMKIyBIYXJkd2FyZSBTcGlubG9jayBkcml2ZXJzCiMKQ09ORklHX0NMS0VWVF9JODI1Mz15CkNP TkZJR19JODI1M19MT0NLPXkKQ09ORklHX0NMS0JMRF9JODI1Mz15CkNPTkZJR19JT01NVV9TVVBQ T1JUPXkKIyBDT05GSUdfQU1EX0lPTU1VIGlzIG5vdCBzZXQKQ09ORklHX0RNQVJfVEFCTEU9eQoj IENPTkZJR19JTlRFTF9JT01NVSBpcyBub3Qgc2V0CkNPTkZJR19JUlFfUkVNQVA9eQoKIwojIFJl bW90ZXByb2MgZHJpdmVycyAoRVhQRVJJTUVOVEFMKQojCiMgQ09ORklHX1NURV9NT0RFTV9SUFJP QyBpcyBub3Qgc2V0CgojCiMgUnBtc2cgZHJpdmVycyAoRVhQRVJJTUVOVEFMKQojCiMgQ09ORklH X1ZJUlRfRFJJVkVSUyBpcyBub3Qgc2V0CiMgQ09ORklHX1BNX0RFVkZSRVEgaXMgbm90IHNldAoj IENPTkZJR19FWFRDT04gaXMgbm90IHNldAojIENPTkZJR19NRU1PUlkgaXMgbm90IHNldAojIENP TkZJR19JSU8gaXMgbm90IHNldAojIENPTkZJR19WTUVfQlVTIGlzIG5vdCBzZXQKIyBDT05GSUdf UFdNIGlzIG5vdCBzZXQKCiMKIyBGaXJtd2FyZSBEcml2ZXJzCiMKIyBDT05GSUdfRUREIGlzIG5v dCBzZXQKQ09ORklHX0ZJUk1XQVJFX01FTU1BUD15CiMgQ09ORklHX0RFTExfUkJVIGlzIG5vdCBz ZXQKIyBDT05GSUdfRENEQkFTIGlzIG5vdCBzZXQKQ09ORklHX0RNSUlEPXkKQ09ORklHX0RNSV9T WVNGUz15CiMgQ09ORklHX0lTQ1NJX0lCRlRfRklORCBpcyBub3Qgc2V0CiMgQ09ORklHX0dPT0dM RV9GSVJNV0FSRSBpcyBub3Qgc2V0CgojCiMgRmlsZSBzeXN0ZW1zCiMKQ09ORklHX0RDQUNIRV9X T1JEX0FDQ0VTUz15CiMgQ09ORklHX0VYVDJfRlMgaXMgbm90IHNldAojIENPTkZJR19FWFQzX0ZT IGlzIG5vdCBzZXQKQ09ORklHX0VYVDRfRlM9eQpDT05GSUdfRVhUNF9VU0VfRk9SX0VYVDIzPXkK Q09ORklHX0VYVDRfRlNfWEFUVFI9eQpDT05GSUdfRVhUNF9GU19QT1NJWF9BQ0w9eQpDT05GSUdf RVhUNF9GU19TRUNVUklUWT15CiMgQ09ORklHX0VYVDRfREVCVUcgaXMgbm90IHNldApDT05GSUdf SkJEMj15CiMgQ09ORklHX0pCRDJfREVCVUcgaXMgbm90IHNldApDT05GSUdfRlNfTUJDQUNIRT15 CiMgQ09ORklHX1JFSVNFUkZTX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfSkZTX0ZTIGlzIG5vdCBz ZXQKIyBDT05GSUdfWEZTX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfR0ZTMl9GUyBpcyBub3Qgc2V0 CiMgQ09ORklHX09DRlMyX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfQlRSRlNfRlMgaXMgbm90IHNl dAojIENPTkZJR19OSUxGUzJfRlMgaXMgbm90IHNldApDT05GSUdfRlNfUE9TSVhfQUNMPXkKQ09O RklHX0VYUE9SVEZTPXkKQ09ORklHX0ZJTEVfTE9DS0lORz15CkNPTkZJR19GU05PVElGWT15CkNP TkZJR19ETk9USUZZPXkKQ09ORklHX0lOT1RJRllfVVNFUj15CkNPTkZJR19GQU5PVElGWT15CiMg Q09ORklHX1FVT1RBIGlzIG5vdCBzZXQKIyBDT05GSUdfUVVPVEFDVEwgaXMgbm90IHNldApDT05G SUdfQVVUT0ZTNF9GUz15CkNPTkZJR19GVVNFX0ZTPXkKIyBDT05GSUdfQ1VTRSBpcyBub3Qgc2V0 CkNPTkZJR19HRU5FUklDX0FDTD15CgojCiMgQ2FjaGVzCiMKIyBDT05GSUdfRlNDQUNIRSBpcyBu b3Qgc2V0CgojCiMgQ0QtUk9NL0RWRCBGaWxlc3lzdGVtcwojCkNPTkZJR19JU085NjYwX0ZTPXkK Q09ORklHX0pPTElFVD15CiMgQ09ORklHX1pJU09GUyBpcyBub3Qgc2V0CiMgQ09ORklHX1VERl9G UyBpcyBub3Qgc2V0CgojCiMgRE9TL0ZBVC9OVCBGaWxlc3lzdGVtcwojCkNPTkZJR19GQVRfRlM9 eQojIENPTkZJR19NU0RPU19GUyBpcyBub3Qgc2V0CkNPTkZJR19WRkFUX0ZTPXkKQ09ORklHX0ZB VF9ERUZBVUxUX0NPREVQQUdFPTQzNwpDT05GSUdfRkFUX0RFRkFVTFRfSU9DSEFSU0VUPSJpc284 ODU5LTEiCiMgQ09ORklHX05URlNfRlMgaXMgbm90IHNldAoKIwojIFBzZXVkbyBmaWxlc3lzdGVt cwojCkNPTkZJR19QUk9DX0ZTPXkKQ09ORklHX1BST0NfS0NPUkU9eQpDT05GSUdfUFJPQ19TWVND VEw9eQpDT05GSUdfUFJPQ19QQUdFX01PTklUT1I9eQpDT05GSUdfU1lTRlM9eQpDT05GSUdfVE1Q RlM9eQpDT05GSUdfVE1QRlNfUE9TSVhfQUNMPXkKQ09ORklHX1RNUEZTX1hBVFRSPXkKQ09ORklH X0hVR0VUTEJGUz15CkNPTkZJR19IVUdFVExCX1BBR0U9eQpDT05GSUdfQ09ORklHRlNfRlM9eQpD T05GSUdfTUlTQ19GSUxFU1lTVEVNUz15CiMgQ09ORklHX0FERlNfRlMgaXMgbm90IHNldAojIENP TkZJR19BRkZTX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfSEZTX0ZTIGlzIG5vdCBzZXQKIyBDT05G SUdfSEZTUExVU19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0JFRlNfRlMgaXMgbm90IHNldAojIENP TkZJR19CRlNfRlMgaXMgbm90IHNldAojIENPTkZJR19FRlNfRlMgaXMgbm90IHNldAojIENPTkZJ R19MT0dGUyBpcyBub3Qgc2V0CiMgQ09ORklHX0NSQU1GUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NR VUFTSEZTIGlzIG5vdCBzZXQKIyBDT05GSUdfVlhGU19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX01J TklYX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfT01GU19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0hQ RlNfRlMgaXMgbm90IHNldAojIENPTkZJR19RTlg0RlNfRlMgaXMgbm90IHNldAojIENPTkZJR19R Tlg2RlNfRlMgaXMgbm90IHNldAojIENPTkZJR19ST01GU19GUyBpcyBub3Qgc2V0CkNPTkZJR19Q U1RPUkU9eQojIENPTkZJR19QU1RPUkVfQ09OU09MRSBpcyBub3Qgc2V0CiMgQ09ORklHX1BTVE9S RV9SQU0gaXMgbm90IHNldAojIENPTkZJR19TWVNWX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfVUZT X0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUV09SS19GSUxFU1lTVEVNUyBpcyBub3Qgc2V0CkNP TkZJR19OTFM9eQpDT05GSUdfTkxTX0RFRkFVTFQ9InV0ZjgiCkNPTkZJR19OTFNfQ09ERVBBR0Vf NDM3PXkKIyBDT05GSUdfTkxTX0NPREVQQUdFXzczNyBpcyBub3Qgc2V0CiMgQ09ORklHX05MU19D T0RFUEFHRV83NzUgaXMgbm90IHNldAojIENPTkZJR19OTFNfQ09ERVBBR0VfODUwIGlzIG5vdCBz ZXQKIyBDT05GSUdfTkxTX0NPREVQQUdFXzg1MiBpcyBub3Qgc2V0CiMgQ09ORklHX05MU19DT0RF UEFHRV84NTUgaXMgbm90IHNldAojIENPTkZJR19OTFNfQ09ERVBBR0VfODU3IGlzIG5vdCBzZXQK IyBDT05GSUdfTkxTX0NPREVQQUdFXzg2MCBpcyBub3Qgc2V0CiMgQ09ORklHX05MU19DT0RFUEFH RV84NjEgaXMgbm90IHNldAojIENPTkZJR19OTFNfQ09ERVBBR0VfODYyIGlzIG5vdCBzZXQKIyBD T05GSUdfTkxTX0NPREVQQUdFXzg2MyBpcyBub3Qgc2V0CiMgQ09ORklHX05MU19DT0RFUEFHRV84 NjQgaXMgbm90IHNldAojIENPTkZJR19OTFNfQ09ERVBBR0VfODY1IGlzIG5vdCBzZXQKIyBDT05G SUdfTkxTX0NPREVQQUdFXzg2NiBpcyBub3Qgc2V0CiMgQ09ORklHX05MU19DT0RFUEFHRV84Njkg aXMgbm90IHNldAojIENPTkZJR19OTFNfQ09ERVBBR0VfOTM2IGlzIG5vdCBzZXQKIyBDT05GSUdf TkxTX0NPREVQQUdFXzk1MCBpcyBub3Qgc2V0CiMgQ09ORklHX05MU19DT0RFUEFHRV85MzIgaXMg bm90IHNldAojIENPTkZJR19OTFNfQ09ERVBBR0VfOTQ5IGlzIG5vdCBzZXQKIyBDT05GSUdfTkxT X0NPREVQQUdFXzg3NCBpcyBub3Qgc2V0CiMgQ09ORklHX05MU19JU084ODU5XzggaXMgbm90IHNl dAojIENPTkZJR19OTFNfQ09ERVBBR0VfMTI1MCBpcyBub3Qgc2V0CiMgQ09ORklHX05MU19DT0RF UEFHRV8xMjUxIGlzIG5vdCBzZXQKQ09ORklHX05MU19BU0NJST15CkNPTkZJR19OTFNfSVNPODg1 OV8xPXkKIyBDT05GSUdfTkxTX0lTTzg4NTlfMiBpcyBub3Qgc2V0CiMgQ09ORklHX05MU19JU084 ODU5XzMgaXMgbm90IHNldAojIENPTkZJR19OTFNfSVNPODg1OV80IGlzIG5vdCBzZXQKIyBDT05G SUdfTkxTX0lTTzg4NTlfNSBpcyBub3Qgc2V0CiMgQ09ORklHX05MU19JU084ODU5XzYgaXMgbm90 IHNldAojIENPTkZJR19OTFNfSVNPODg1OV83IGlzIG5vdCBzZXQKIyBDT05GSUdfTkxTX0lTTzg4 NTlfOSBpcyBub3Qgc2V0CiMgQ09ORklHX05MU19JU084ODU5XzEzIGlzIG5vdCBzZXQKIyBDT05G SUdfTkxTX0lTTzg4NTlfMTQgaXMgbm90IHNldAojIENPTkZJR19OTFNfSVNPODg1OV8xNSBpcyBu b3Qgc2V0CiMgQ09ORklHX05MU19LT0k4X1IgaXMgbm90IHNldAojIENPTkZJR19OTFNfS09JOF9V IGlzIG5vdCBzZXQKIyBDT05GSUdfTkxTX01BQ19ST01BTiBpcyBub3Qgc2V0CiMgQ09ORklHX05M U19NQUNfQ0VMVElDIGlzIG5vdCBzZXQKIyBDT05GSUdfTkxTX01BQ19DRU5URVVSTyBpcyBub3Qg c2V0CiMgQ09ORklHX05MU19NQUNfQ1JPQVRJQU4gaXMgbm90IHNldAojIENPTkZJR19OTFNfTUFD X0NZUklMTElDIGlzIG5vdCBzZXQKIyBDT05GSUdfTkxTX01BQ19HQUVMSUMgaXMgbm90IHNldAoj IENPTkZJR19OTFNfTUFDX0dSRUVLIGlzIG5vdCBzZXQKIyBDT05GSUdfTkxTX01BQ19JQ0VMQU5E IGlzIG5vdCBzZXQKIyBDT05GSUdfTkxTX01BQ19JTlVJVCBpcyBub3Qgc2V0CiMgQ09ORklHX05M U19NQUNfUk9NQU5JQU4gaXMgbm90IHNldAojIENPTkZJR19OTFNfTUFDX1RVUktJU0ggaXMgbm90 IHNldApDT05GSUdfTkxTX1VURjg9eQojIENPTkZJR19ETE0gaXMgbm90IHNldAoKIwojIEtlcm5l bCBoYWNraW5nCiMKQ09ORklHX1RSQUNFX0lSUUZMQUdTX1NVUFBPUlQ9eQpDT05GSUdfUFJJTlRL X1RJTUU9eQpDT05GSUdfREVGQVVMVF9NRVNTQUdFX0xPR0xFVkVMPTQKQ09ORklHX0VOQUJMRV9X QVJOX0RFUFJFQ0FURUQ9eQpDT05GSUdfRU5BQkxFX01VU1RfQ0hFQ0s9eQpDT05GSUdfRlJBTUVf V0FSTj0yMDQ4CkNPTkZJR19NQUdJQ19TWVNSUT15CiMgQ09ORklHX1NUUklQX0FTTV9TWU1TIGlz IG5vdCBzZXQKIyBDT05GSUdfUkVBREFCTEVfQVNNIGlzIG5vdCBzZXQKIyBDT05GSUdfVU5VU0VE X1NZTUJPTFMgaXMgbm90IHNldApDT05GSUdfREVCVUdfRlM9eQpDT05GSUdfSEVBREVSU19DSEVD Sz15CkNPTkZJR19ERUJVR19TRUNUSU9OX01JU01BVENIPXkKQ09ORklHX0RFQlVHX0tFUk5FTD15 CkNPTkZJR19ERUJVR19TSElSUT15CkNPTkZJR19MT0NLVVBfREVURUNUT1I9eQpDT05GSUdfSEFS RExPQ0tVUF9ERVRFQ1RPUj15CiMgQ09ORklHX0JPT1RQQVJBTV9IQVJETE9DS1VQX1BBTklDIGlz IG5vdCBzZXQKQ09ORklHX0JPT1RQQVJBTV9IQVJETE9DS1VQX1BBTklDX1ZBTFVFPTAKIyBDT05G SUdfQk9PVFBBUkFNX1NPRlRMT0NLVVBfUEFOSUMgaXMgbm90IHNldApDT05GSUdfQk9PVFBBUkFN X1NPRlRMT0NLVVBfUEFOSUNfVkFMVUU9MAojIENPTkZJR19QQU5JQ19PTl9PT1BTIGlzIG5vdCBz ZXQKQ09ORklHX1BBTklDX09OX09PUFNfVkFMVUU9MApDT05GSUdfREVURUNUX0hVTkdfVEFTSz15 CkNPTkZJR19ERUZBVUxUX0hVTkdfVEFTS19USU1FT1VUPTEyMAojIENPTkZJR19CT09UUEFSQU1f SFVOR19UQVNLX1BBTklDIGlzIG5vdCBzZXQKQ09ORklHX0JPT1RQQVJBTV9IVU5HX1RBU0tfUEFO SUNfVkFMVUU9MAojIENPTkZJR19TQ0hFRF9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19TQ0hFRFNU QVRTPXkKQ09ORklHX1RJTUVSX1NUQVRTPXkKQ09ORklHX0RFQlVHX09CSkVDVFM9eQpDT05GSUdf REVCVUdfT0JKRUNUU19TRUxGVEVTVD15CkNPTkZJR19ERUJVR19PQkpFQ1RTX0ZSRUU9eQpDT05G SUdfREVCVUdfT0JKRUNUU19USU1FUlM9eQpDT05GSUdfREVCVUdfT0JKRUNUU19XT1JLPXkKQ09O RklHX0RFQlVHX09CSkVDVFNfUkNVX0hFQUQ9eQpDT05GSUdfREVCVUdfT0JKRUNUU19QRVJDUFVf Q09VTlRFUj15CkNPTkZJR19ERUJVR19PQkpFQ1RTX0VOQUJMRV9ERUZBVUxUPTEKQ09ORklHX1NM VUJfREVCVUdfT049eQojIENPTkZJR19TTFVCX1NUQVRTIGlzIG5vdCBzZXQKQ09ORklHX0hBVkVf REVCVUdfS01FTUxFQUs9eQojIENPTkZJR19ERUJVR19LTUVNTEVBSyBpcyBub3Qgc2V0CkNPTkZJ R19ERUJVR19SVF9NVVRFWEVTPXkKQ09ORklHX0RFQlVHX1BJX0xJU1Q9eQojIENPTkZJR19SVF9N VVRFWF9URVNURVIgaXMgbm90IHNldApDT05GSUdfREVCVUdfU1BJTkxPQ0s9eQpDT05GSUdfREVC VUdfTVVURVhFUz15CkNPTkZJR19ERUJVR19MT0NLX0FMTE9DPXkKQ09ORklHX1BST1ZFX0xPQ0tJ Tkc9eQpDT05GSUdfUFJPVkVfUkNVPXkKIyBDT05GSUdfUFJPVkVfUkNVX1JFUEVBVEVETFkgaXMg bm90IHNldApDT05GSUdfU1BBUlNFX1JDVV9QT0lOVEVSPXkKQ09ORklHX0xPQ0tERVA9eQojIENP TkZJR19MT0NLX1NUQVQgaXMgbm90IHNldApDT05GSUdfREVCVUdfTE9DS0RFUD15CkNPTkZJR19U UkFDRV9JUlFGTEFHUz15CkNPTkZJR19ERUJVR19BVE9NSUNfU0xFRVA9eQpDT05GSUdfREVCVUdf TE9DS0lOR19BUElfU0VMRlRFU1RTPXkKQ09ORklHX1NUQUNLVFJBQ0U9eQpDT05GSUdfREVCVUdf U1RBQ0tfVVNBR0U9eQojIENPTkZJR19ERUJVR19LT0JKRUNUIGlzIG5vdCBzZXQKQ09ORklHX0RF QlVHX0JVR1ZFUkJPU0U9eQpDT05GSUdfREVCVUdfSU5GTz15CkNPTkZJR19ERUJVR19JTkZPX1JF RFVDRUQ9eQpDT05GSUdfREVCVUdfVk09eQojIENPTkZJR19ERUJVR19WTV9SQiBpcyBub3Qgc2V0 CkNPTkZJR19ERUJVR19WSVJUVUFMPXkKQ09ORklHX0RFQlVHX1dSSVRFQ09VTlQ9eQpDT05GSUdf REVCVUdfTUVNT1JZX0lOSVQ9eQpDT05GSUdfREVCVUdfTElTVD15CkNPTkZJR19URVNUX0xJU1Rf U09SVD15CkNPTkZJR19ERUJVR19TRz15CkNPTkZJR19ERUJVR19OT1RJRklFUlM9eQpDT05GSUdf REVCVUdfQ1JFREVOVElBTFM9eQpDT05GSUdfQVJDSF9XQU5UX0ZSQU1FX1BPSU5URVJTPXkKQ09O RklHX0ZSQU1FX1BPSU5URVI9eQojIENPTkZJR19CT09UX1BSSU5US19ERUxBWSBpcyBub3Qgc2V0 CiMgQ09ORklHX1JDVV9UT1JUVVJFX1RFU1QgaXMgbm90IHNldApDT05GSUdfUkNVX0NQVV9TVEFM TF9USU1FT1VUPTYwCiMgQ09ORklHX1JDVV9DUFVfU1RBTExfSU5GTyBpcyBub3Qgc2V0CiMgQ09O RklHX1JDVV9UUkFDRSBpcyBub3Qgc2V0CiMgQ09ORklHX0JBQ0tUUkFDRV9TRUxGX1RFU1QgaXMg bm90IHNldApDT05GSUdfREVCVUdfQkxPQ0tfRVhUX0RFVlQ9eQpDT05GSUdfREVCVUdfRk9SQ0Vf V0VBS19QRVJfQ1BVPXkKQ09ORklHX0RFQlVHX1BFUl9DUFVfTUFQUz15CiMgQ09ORklHX0xLRFRN IGlzIG5vdCBzZXQKIyBDT05GSUdfTk9USUZJRVJfRVJST1JfSU5KRUNUSU9OIGlzIG5vdCBzZXQK IyBDT05GSUdfRkFVTFRfSU5KRUNUSU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfTEFURU5DWVRPUCBp cyBub3Qgc2V0CkNPTkZJR19ERUJVR19QQUdFQUxMT0M9eQpDT05GSUdfV0FOVF9QQUdFX0RFQlVH X0ZMQUdTPXkKQ09ORklHX1BBR0VfR1VBUkQ9eQpDT05GSUdfVVNFUl9TVEFDS1RSQUNFX1NVUFBP UlQ9eQpDT05GSUdfTk9QX1RSQUNFUj15CkNPTkZJR19IQVZFX0ZVTkNUSU9OX1RSQUNFUj15CkNP TkZJR19IQVZFX0ZVTkNUSU9OX0dSQVBIX1RSQUNFUj15CkNPTkZJR19IQVZFX0ZVTkNUSU9OX0dS QVBIX0ZQX1RFU1Q9eQpDT05GSUdfSEFWRV9GVU5DVElPTl9UUkFDRV9NQ09VTlRfVEVTVD15CkNP TkZJR19IQVZFX0RZTkFNSUNfRlRSQUNFPXkKQ09ORklHX0hBVkVfRlRSQUNFX01DT1VOVF9SRUNP UkQ9eQpDT05GSUdfSEFWRV9TWVNDQUxMX1RSQUNFUE9JTlRTPXkKQ09ORklHX0hBVkVfRkVOVFJZ PXkKQ09ORklHX0hBVkVfQ19SRUNPUkRNQ09VTlQ9eQpDT05GSUdfVFJBQ0VfQ0xPQ0s9eQpDT05G SUdfUklOR19CVUZGRVI9eQpDT05GSUdfRVZFTlRfVFJBQ0lORz15CiMgQ09ORklHX0VWRU5UX1BP V0VSX1RSQUNJTkdfREVQUkVDQVRFRCBpcyBub3Qgc2V0CkNPTkZJR19DT05URVhUX1NXSVRDSF9U UkFDRVI9eQpDT05GSUdfVFJBQ0lORz15CkNPTkZJR19HRU5FUklDX1RSQUNFUj15CkNPTkZJR19U UkFDSU5HX1NVUFBPUlQ9eQpDT05GSUdfRlRSQUNFPXkKIyBDT05GSUdfRlVOQ1RJT05fVFJBQ0VS IGlzIG5vdCBzZXQKIyBDT05GSUdfSVJRU09GRl9UUkFDRVIgaXMgbm90IHNldAojIENPTkZJR19T Q0hFRF9UUkFDRVIgaXMgbm90IHNldAojIENPTkZJR19GVFJBQ0VfU1lTQ0FMTFMgaXMgbm90IHNl dApDT05GSUdfQlJBTkNIX1BST0ZJTEVfTk9ORT15CiMgQ09ORklHX1BST0ZJTEVfQU5OT1RBVEVE X0JSQU5DSEVTIGlzIG5vdCBzZXQKIyBDT05GSUdfUFJPRklMRV9BTExfQlJBTkNIRVMgaXMgbm90 IHNldAojIENPTkZJR19TVEFDS19UUkFDRVIgaXMgbm90IHNldAojIENPTkZJR19CTEtfREVWX0lP X1RSQUNFIGlzIG5vdCBzZXQKIyBDT05GSUdfVVBST0JFX0VWRU5UIGlzIG5vdCBzZXQKIyBDT05G SUdfUFJPQkVfRVZFTlRTIGlzIG5vdCBzZXQKIyBDT05GSUdfRlRSQUNFX1NUQVJUVVBfVEVTVCBp cyBub3Qgc2V0CkNPTkZJR19NTUlPVFJBQ0U9eQpDT05GSUdfTU1JT1RSQUNFX1RFU1Q9bQojIENP TkZJR19SSU5HX0JVRkZFUl9CRU5DSE1BUksgaXMgbm90IHNldAojIENPTkZJR19SQlRSRUVfVEVT VCBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVEVSVkFMX1RSRUVfVEVTVCBpcyBub3Qgc2V0CiMgQ09O RklHX1BST1ZJREVfT0hDSTEzOTRfRE1BX0lOSVQgaXMgbm90IHNldAojIENPTkZJR19CVUlMRF9E T0NTUkMgaXMgbm90IHNldAojIENPTkZJR19EWU5BTUlDX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05G SUdfRE1BX0FQSV9ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklHX0FUT01JQzY0X1NFTEZURVNUIGlz IG5vdCBzZXQKIyBDT05GSUdfU0FNUExFUyBpcyBub3Qgc2V0CkNPTkZJR19IQVZFX0FSQ0hfS0dE Qj15CiMgQ09ORklHX0tHREIgaXMgbm90IHNldApDT05GSUdfSEFWRV9BUkNIX0tNRU1DSEVDSz15 CiMgQ09ORklHX0tNRU1DSEVDSyBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfS1NUUlRPWCBpcyBu b3Qgc2V0CkNPTkZJR19TVFJJQ1RfREVWTUVNPXkKQ09ORklHX1g4Nl9WRVJCT1NFX0JPT1RVUD15 CkNPTkZJR19FQVJMWV9QUklOVEs9eQpDT05GSUdfRUFSTFlfUFJJTlRLX0RCR1A9eQpDT05GSUdf REVCVUdfU1RBQ0tPVkVSRkxPVz15CiMgQ09ORklHX1g4Nl9QVERVTVAgaXMgbm90IHNldApDT05G SUdfREVCVUdfUk9EQVRBPXkKIyBDT05GSUdfREVCVUdfUk9EQVRBX1RFU1QgaXMgbm90IHNldAoj IENPTkZJR19ERUJVR19TRVRfTU9EVUxFX1JPTlggaXMgbm90IHNldAojIENPTkZJR19ERUJVR19O WF9URVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfVExCRkxVU0ggaXMgbm90IHNldApDT05G SUdfSU9NTVVfREVCVUc9eQojIENPTkZJR19JT01NVV9TVFJFU1MgaXMgbm90IHNldApDT05GSUdf SEFWRV9NTUlPVFJBQ0VfU1VQUE9SVD15CkNPTkZJR19JT19ERUxBWV9UWVBFXzBYODA9MApDT05G SUdfSU9fREVMQVlfVFlQRV8wWEVEPTEKQ09ORklHX0lPX0RFTEFZX1RZUEVfVURFTEFZPTIKQ09O RklHX0lPX0RFTEFZX1RZUEVfTk9ORT0zCkNPTkZJR19JT19ERUxBWV8wWDgwPXkKIyBDT05GSUdf SU9fREVMQVlfMFhFRCBpcyBub3Qgc2V0CiMgQ09ORklHX0lPX0RFTEFZX1VERUxBWSBpcyBub3Qg c2V0CiMgQ09ORklHX0lPX0RFTEFZX05PTkUgaXMgbm90IHNldApDT05GSUdfREVGQVVMVF9JT19E RUxBWV9UWVBFPTAKQ09ORklHX0RFQlVHX0JPT1RfUEFSQU1TPXkKQ09ORklHX0NQQV9ERUJVRz15 CkNPTkZJR19PUFRJTUlaRV9JTkxJTklORz15CkNPTkZJR19ERUJVR19TVFJJQ1RfVVNFUl9DT1BZ X0NIRUNLUz15CkNPTkZJR19ERUJVR19OTUlfU0VMRlRFU1Q9eQoKIwojIFNlY3VyaXR5IG9wdGlv bnMKIwojIENPTkZJR19LRVlTIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VDVVJJVFlfRE1FU0dfUkVT VFJJQ1QgaXMgbm90IHNldAojIENPTkZJR19TRUNVUklUWSBpcyBub3Qgc2V0CiMgQ09ORklHX1NF Q1VSSVRZRlMgaXMgbm90IHNldApDT05GSUdfREVGQVVMVF9TRUNVUklUWV9EQUM9eQpDT05GSUdf REVGQVVMVF9TRUNVUklUWT0iIgpDT05GSUdfQ1JZUFRPPXkKCiMKIyBDcnlwdG8gY29yZSBvciBo ZWxwZXIKIwpDT05GSUdfQ1JZUFRPX0FMR0FQST15CkNPTkZJR19DUllQVE9fQUxHQVBJMj15CkNP TkZJR19DUllQVE9fQUVBRD15CkNPTkZJR19DUllQVE9fQUVBRDI9eQpDT05GSUdfQ1JZUFRPX0JM S0NJUEhFUj15CkNPTkZJR19DUllQVE9fQkxLQ0lQSEVSMj15CkNPTkZJR19DUllQVE9fSEFTSD15 CkNPTkZJR19DUllQVE9fSEFTSDI9eQpDT05GSUdfQ1JZUFRPX1JORzI9eQpDT05GSUdfQ1JZUFRP X1BDT01QMj15CkNPTkZJR19DUllQVE9fTUFOQUdFUj15CkNPTkZJR19DUllQVE9fTUFOQUdFUjI9 eQojIENPTkZJR19DUllQVE9fVVNFUiBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fTUFOQUdFUl9E SVNBQkxFX1RFU1RTPXkKIyBDT05GSUdfQ1JZUFRPX0dGMTI4TVVMIGlzIG5vdCBzZXQKIyBDT05G SUdfQ1JZUFRPX05VTEwgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fUENSWVBUIGlzIG5vdCBz ZXQKQ09ORklHX0NSWVBUT19XT1JLUVVFVUU9eQojIENPTkZJR19DUllQVE9fQ1JZUFREIGlzIG5v dCBzZXQKQ09ORklHX0NSWVBUT19BVVRIRU5DPXkKIyBDT05GSUdfQ1JZUFRPX1RFU1QgaXMgbm90 IHNldAoKIwojIEF1dGhlbnRpY2F0ZWQgRW5jcnlwdGlvbiB3aXRoIEFzc29jaWF0ZWQgRGF0YQoj CiMgQ09ORklHX0NSWVBUT19DQ00gaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fR0NNIGlzIG5v dCBzZXQKIyBDT05GSUdfQ1JZUFRPX1NFUUlWIGlzIG5vdCBzZXQKCiMKIyBCbG9jayBtb2Rlcwoj CkNPTkZJR19DUllQVE9fQ0JDPXkKIyBDT05GSUdfQ1JZUFRPX0NUUiBpcyBub3Qgc2V0CiMgQ09O RklHX0NSWVBUT19DVFMgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX0VDQj15CiMgQ09ORklHX0NS WVBUT19MUlcgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fUENCQyBpcyBub3Qgc2V0CiMgQ09O RklHX0NSWVBUT19YVFMgaXMgbm90IHNldAoKIwojIEhhc2ggbW9kZXMKIwpDT05GSUdfQ1JZUFRP X0hNQUM9eQojIENPTkZJR19DUllQVE9fWENCQyBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19W TUFDIGlzIG5vdCBzZXQKCiMKIyBEaWdlc3QKIwpDT05GSUdfQ1JZUFRPX0NSQzMyQz15CiMgQ09O RklHX0NSWVBUT19DUkMzMkNfSU5URUwgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fR0hBU0gg aXMgbm90IHNldAojIENPTkZJR19DUllQVE9fTUQ0IGlzIG5vdCBzZXQKQ09ORklHX0NSWVBUT19N RDU9eQpDT05GSUdfQ1JZUFRPX01JQ0hBRUxfTUlDPXkKIyBDT05GSUdfQ1JZUFRPX1JNRDEyOCBp cyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19STUQxNjAgaXMgbm90IHNldAojIENPTkZJR19DUllQ VE9fUk1EMjU2IGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX1JNRDMyMCBpcyBub3Qgc2V0CkNP TkZJR19DUllQVE9fU0hBMT15CkNPTkZJR19DUllQVE9fU0hBMV9TU1NFMz15CiMgQ09ORklHX0NS WVBUT19TSEEyNTYgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fU0hBNTEyIGlzIG5vdCBzZXQK IyBDT05GSUdfQ1JZUFRPX1RHUjE5MiBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19XUDUxMiBp cyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19HSEFTSF9DTE1VTF9OSV9JTlRFTCBpcyBub3Qgc2V0 CgojCiMgQ2lwaGVycwojCkNPTkZJR19DUllQVE9fQUVTPXkKIyBDT05GSUdfQ1JZUFRPX0FFU19Y ODZfNjQgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fQUVTX05JX0lOVEVMIGlzIG5vdCBzZXQK IyBDT05GSUdfQ1JZUFRPX0FOVUJJUyBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fQVJDND15CiMg Q09ORklHX0NSWVBUT19CTE9XRklTSCBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19CTE9XRklT SF9YODZfNjQgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fQ0FNRUxMSUEgaXMgbm90IHNldAoj IENPTkZJR19DUllQVE9fQ0FNRUxMSUFfWDg2XzY0IGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRP X0NBU1Q1IGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX0NBU1Q1X0FWWF9YODZfNjQgaXMgbm90 IHNldAojIENPTkZJR19DUllQVE9fQ0FTVDYgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fQ0FT VDZfQVZYX1g4Nl82NCBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fREVTPXkKIyBDT05GSUdfQ1JZ UFRPX0ZDUllQVCBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19LSEFaQUQgaXMgbm90IHNldAoj IENPTkZJR19DUllQVE9fU0FMU0EyMCBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19TQUxTQTIw X1g4Nl82NCBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19TRUVEIGlzIG5vdCBzZXQKIyBDT05G SUdfQ1JZUFRPX1NFUlBFTlQgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fU0VSUEVOVF9TU0Uy X1g4Nl82NCBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19TRVJQRU5UX0FWWF9YODZfNjQgaXMg bm90IHNldAojIENPTkZJR19DUllQVE9fVEVBIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX1RX T0ZJU0ggaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fVFdPRklTSF9YODZfNjQgaXMgbm90IHNl dAojIENPTkZJR19DUllQVE9fVFdPRklTSF9YODZfNjRfM1dBWSBpcyBub3Qgc2V0CiMgQ09ORklH X0NSWVBUT19UV09GSVNIX0FWWF9YODZfNjQgaXMgbm90IHNldAoKIwojIENvbXByZXNzaW9uCiMK IyBDT05GSUdfQ1JZUFRPX0RFRkxBVEUgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fWkxJQiBp cyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19MWk8gaXMgbm90IHNldAoKIwojIFJhbmRvbSBOdW1i ZXIgR2VuZXJhdGlvbgojCiMgQ09ORklHX0NSWVBUT19BTlNJX0NQUk5HIGlzIG5vdCBzZXQKIyBD T05GSUdfQ1JZUFRPX1VTRVJfQVBJX0hBU0ggaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fVVNF Ul9BUElfU0tDSVBIRVIgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fSFcgaXMgbm90IHNldApD T05GSUdfSEFWRV9LVk09eQojIENPTkZJR19WSVJUVUFMSVpBVElPTiBpcyBub3Qgc2V0CkNPTkZJ R19CSU5BUllfUFJJTlRGPXkKCiMKIyBMaWJyYXJ5IHJvdXRpbmVzCiMKQ09ORklHX0JJVFJFVkVS U0U9eQpDT05GSUdfR0VORVJJQ19TVFJOQ1BZX0ZST01fVVNFUj15CkNPTkZJR19HRU5FUklDX1NU Uk5MRU5fVVNFUj15CkNPTkZJR19HRU5FUklDX0ZJTkRfRklSU1RfQklUPXkKQ09ORklHX0dFTkVS SUNfUENJX0lPTUFQPXkKQ09ORklHX0dFTkVSSUNfSU9NQVA9eQpDT05GSUdfR0VORVJJQ19JTz15 CiMgQ09ORklHX0NSQ19DQ0lUVCBpcyBub3Qgc2V0CkNPTkZJR19DUkMxNj15CiMgQ09ORklHX0NS Q19UMTBESUYgaXMgbm90IHNldAojIENPTkZJR19DUkNfSVRVX1QgaXMgbm90IHNldApDT05GSUdf Q1JDMzI9eQojIENPTkZJR19DUkMzMl9TRUxGVEVTVCBpcyBub3Qgc2V0CkNPTkZJR19DUkMzMl9T TElDRUJZOD15CiMgQ09ORklHX0NSQzMyX1NMSUNFQlk0IGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JD MzJfU0FSV0FURSBpcyBub3Qgc2V0CiMgQ09ORklHX0NSQzMyX0JJVCBpcyBub3Qgc2V0CiMgQ09O RklHX0NSQzcgaXMgbm90IHNldAojIENPTkZJR19MSUJDUkMzMkMgaXMgbm90IHNldAojIENPTkZJ R19DUkM4IGlzIG5vdCBzZXQKQ09ORklHX1pMSUJfSU5GTEFURT15CkNPTkZJR19MWk9fREVDT01Q UkVTUz15CkNPTkZJR19YWl9ERUM9eQpDT05GSUdfWFpfREVDX1g4Nj15CkNPTkZJR19YWl9ERUNf UE9XRVJQQz15CkNPTkZJR19YWl9ERUNfSUE2ND15CkNPTkZJR19YWl9ERUNfQVJNPXkKQ09ORklH X1haX0RFQ19BUk1USFVNQj15CkNPTkZJR19YWl9ERUNfU1BBUkM9eQpDT05GSUdfWFpfREVDX0JD Sj15CiMgQ09ORklHX1haX0RFQ19URVNUIGlzIG5vdCBzZXQKQ09ORklHX0RFQ09NUFJFU1NfR1pJ UD15CkNPTkZJR19ERUNPTVBSRVNTX0JaSVAyPXkKQ09ORklHX0RFQ09NUFJFU1NfTFpNQT15CkNP TkZJR19ERUNPTVBSRVNTX1haPXkKQ09ORklHX0RFQ09NUFJFU1NfTFpPPXkKQ09ORklHX0dFTkVS SUNfQUxMT0NBVE9SPXkKQ09ORklHX0hBU19JT01FTT15CkNPTkZJR19IQVNfSU9QT1JUPXkKQ09O RklHX0hBU19ETUE9eQpDT05GSUdfQ0hFQ0tfU0lHTkFUVVJFPXkKIyBDT05GSUdfQ1BVTUFTS19P RkZTVEFDSyBpcyBub3Qgc2V0CkNPTkZJR19DUFVfUk1BUD15CkNPTkZJR19EUUw9eQpDT05GSUdf TkxBVFRSPXkKQ09ORklHX0FSQ0hfSEFTX0FUT01JQzY0X0RFQ19JRl9QT1NJVElWRT15CkNPTkZJ R19BVkVSQUdFPXkKIyBDT05GSUdfQ09SRElDIGlzIG5vdCBzZXQKIyBDT05GSUdfRERSIGlzIG5v dCBzZXQK --MP_/+.oOB8/Bp+8RG7dQ67tiOHv Content-Type: text/x-log Content-Transfer-Encoding: 7bit Content-Disposition: attachment; filename=kernel.log [ 0.000000] Initializing cgroup subsys cpuset [ 0.000000] Initializing cgroup subsys cpu [ 0.000000] Linux version 3.7.0-rc1-main (proski@mj) (gcc version 4.6.3 20120306 (Red Hat 4.6.3-2) (GCC) ) #116 SMP Mon Oct 15 11:47:27 EDT 2012 [ 0.000000] Command line: BOOT_IMAGE=/boot/vmlinuz-3.7.0-rc1-main root=UUID=69ea49b8-e1c0-494e-a5b2-3e0f4850decf ro [ 0.000000] e820: BIOS-provided physical RAM map: [ 0.000000] BIOS-e820: [mem 0x0000000000000000-0x000000000009fbff] usable [ 0.000000] BIOS-e820: [mem 0x000000000009fc00-0x000000000009ffff] reserved [ 0.000000] BIOS-e820: [mem 0x00000000000e0000-0x00000000000fffff] reserved [ 0.000000] BIOS-e820: [mem 0x0000000000100000-0x00000000cf69ffff] usable [ 0.000000] BIOS-e820: [mem 0x00000000cf6a0000-0x00000000cf6adfff] ACPI data [ 0.000000] BIOS-e820: [mem 0x00000000cf6ae000-0x00000000cf6effff] ACPI NVS [ 0.000000] BIOS-e820: [mem 0x00000000cf6f0000-0x00000000cf6fdfff] reserved [ 0.000000] BIOS-e820: [mem 0x00000000fee00000-0x00000000fee00fff] reserved [ 0.000000] BIOS-e820: [mem 0x00000000ffb80000-0x00000000ffffffff] reserved [ 0.000000] BIOS-e820: [mem 0x0000000100000000-0x000000012fffffff] usable [ 0.000000] NX (Execute Disable) protection: active [ 0.000000] DMI present. [ 0.000000] DMI: ECS G31T-M/G31T-M, BIOS 080014 01/07/2009 [ 0.000000] e820: update [mem 0x00000000-0x0000ffff] usable ==> reserved [ 0.000000] e820: remove [mem 0x000a0000-0x000fffff] usable [ 0.000000] No AGP bridge found [ 0.000000] e820: last_pfn = 0x130000 max_arch_pfn = 0x400000000 [ 0.000000] MTRR default type: uncachable [ 0.000000] MTRR fixed ranges enabled: [ 0.000000] 00000-9FFFF write-back [ 0.000000] A0000-BFFFF uncachable [ 0.000000] C0000-CBFFF write-protect [ 0.000000] CC000-DFFFF uncachable [ 0.000000] E0000-EFFFF write-through [ 0.000000] F0000-FFFFF write-protect [ 0.000000] MTRR variable ranges enabled: [ 0.000000] 0 base 000000000 mask F00000000 write-back [ 0.000000] 1 base 100000000 mask FE0000000 write-back [ 0.000000] 2 base 120000000 mask FF0000000 write-back [ 0.000000] 3 base 0D0000000 mask FF0000000 uncachable [ 0.000000] 4 base 0E0000000 mask FE0000000 uncachable [ 0.000000] 5 base 0CF700000 mask FFFF00000 uncachable [ 0.000000] 6 base 0CF800000 mask FFF800000 uncachable [ 0.000000] 7 disabled [ 0.000000] x86 PAT enabled: cpu 0, old 0x7040600070406, new 0x7010600070106 [ 0.000000] e820: update [mem 0xcf700000-0xffffffff] usable ==> reserved [ 0.000000] e820: last_pfn = 0xcf6a0 max_arch_pfn = 0x400000000 [ 0.000000] initial memory mapped: [mem 0x00000000-0x1fffffff] [ 0.000000] Base memory trampoline at [ffff880000099000] 99000 size 24576 [ 0.000000] init_memory_mapping: [mem 0x00000000-0xcf69ffff] [ 0.000000] [mem 0x00000000-0xcf69ffff] page 4k [ 0.000000] kernel direct mapping tables up to 0xcf69ffff @ [mem 0x1f97f000-0x1fffffff] [ 0.000000] init_memory_mapping: [mem 0x100000000-0x12fffffff] [ 0.000000] [mem 0x100000000-0x12fffffff] page 4k [ 0.000000] kernel direct mapping tables up to 0x12fffffff @ [mem 0xced1a000-0xcf69ffff] [ 0.000000] RAMDISK: [mem 0x375f0000-0x37aeffff] [ 0.000000] ACPI: RSDP 00000000000f9c40 00014 (v00 ACPIAM) [ 0.000000] ACPI: RSDT 00000000cf6a0000 00040 (v01 010709 RSDT1731 20090107 MSFT 00000097) [ 0.000000] ACPI: FACP 00000000cf6a0200 00084 (v01 010709 FACP1731 20090107 MSFT 00000097) [ 0.000000] ACPI: DSDT 00000000cf6a0440 05AF2 (v01 1AAAA 1AAAA000 00000000 INTL 20051117) [ 0.000000] ACPI: FACS 00000000cf6ae000 00040 [ 0.000000] ACPI: APIC 00000000cf6a0390 0006C (v01 010709 APIC1731 20090107 MSFT 00000097) [ 0.000000] ACPI: MCFG 00000000cf6a0400 0003C (v01 010709 OEMMCFG 20090107 MSFT 00000097) [ 0.000000] ACPI: OEMB 00000000cf6ae040 00071 (v01 010709 OEMB1731 20090107 MSFT 00000097) [ 0.000000] ACPI: HPET 00000000cf6a5f40 00038 (v01 010709 OEMHPET 20090107 MSFT 00000097) [ 0.000000] ACPI: GSCI 00000000cf6ae0c0 02024 (v01 010709 GMCHSCI 20090107 MSFT 00000097) [ 0.000000] ACPI: SSDT 00000000cf6b1330 00A7C (v01 DpgPmm CpuPm 00000012 INTL 20051117) [ 0.000000] ACPI: Local APIC address 0xfee00000 [ 0.000000] [ffffea0000000000-ffffea0004bfffff] PMD -> [ffff88012b600000-ffff88012f5fffff] on node 0 [ 0.000000] Zone ranges: [ 0.000000] DMA [mem 0x00010000-0x00ffffff] [ 0.000000] DMA32 [mem 0x01000000-0xffffffff] [ 0.000000] Normal [mem 0x100000000-0x12fffffff] [ 0.000000] Movable zone start for each node [ 0.000000] Early memory node ranges [ 0.000000] node 0: [mem 0x00010000-0x0009efff] [ 0.000000] node 0: [mem 0x00100000-0xcf69ffff] [ 0.000000] node 0: [mem 0x100000000-0x12fffffff] [ 0.000000] On node 0 totalpages: 1046063 [ 0.000000] DMA zone: 64 pages used for memmap [ 0.000000] DMA zone: 6 pages reserved [ 0.000000] DMA zone: 3913 pages, LIFO batch:0 [ 0.000000] DMA32 zone: 16320 pages used for memmap [ 0.000000] DMA32 zone: 829152 pages, LIFO batch:31 [ 0.000000] Normal zone: 3072 pages used for memmap [ 0.000000] Normal zone: 193536 pages, LIFO batch:31 [ 0.000000] ACPI: PM-Timer IO Port: 0x808 [ 0.000000] ACPI: Local APIC address 0xfee00000 [ 0.000000] ACPI: LAPIC (acpi_id[0x01] lapic_id[0x00] enabled) [ 0.000000] ACPI: LAPIC (acpi_id[0x02] lapic_id[0x01] enabled) [ 0.000000] ACPI: LAPIC (acpi_id[0x03] lapic_id[0x02] enabled) [ 0.000000] ACPI: LAPIC (acpi_id[0x04] lapic_id[0x03] enabled) [ 0.000000] ACPI: IOAPIC (id[0x04] address[0xfec00000] gsi_base[0]) [ 0.000000] IOAPIC[0]: apic_id 4, version 32, address 0xfec00000, GSI 0-23 [ 0.000000] ACPI: INT_SRC_OVR (bus 0 bus_irq 0 global_irq 2 dfl dfl) [ 0.000000] ACPI: INT_SRC_OVR (bus 0 bus_irq 9 global_irq 9 high level) [ 0.000000] ACPI: IRQ0 used by override. [ 0.000000] ACPI: IRQ2 used by override. [ 0.000000] ACPI: IRQ9 used by override. [ 0.000000] Using ACPI (MADT) for SMP configuration information [ 0.000000] ACPI: HPET id: 0xffffffff base: 0xfed00000 [ 0.000000] smpboot: Allowing 4 CPUs, 0 hotplug CPUs [ 0.000000] nr_irqs_gsi: 40 [ 0.000000] e820: [mem 0xcf6fe000-0xfedfffff] available for PCI devices [ 0.000000] setup_percpu: NR_CPUS:4 nr_cpumask_bits:4 nr_cpu_ids:4 nr_node_ids:1 [ 0.000000] PERCPU: Embedded 27 pages/cpu @ffff88012fc00000 s80512 r8192 d21888 u524288 [ 0.000000] pcpu-alloc: s80512 r8192 d21888 u524288 alloc=1*2097152 [ 0.000000] pcpu-alloc: [0] 0 1 2 3 [ 0.000000] Built 1 zonelists in Zone order, mobility grouping on. Total pages: 1026601 [ 0.000000] Kernel command line: BOOT_IMAGE=/boot/vmlinuz-3.7.0-rc1-main root=UUID=69ea49b8-e1c0-494e-a5b2-3e0f4850decf ro [ 0.000000] PID hash table entries: 4096 (order: 3, 32768 bytes) [ 0.000000] Dentry cache hash table entries: 524288 (order: 10, 4194304 bytes) [ 0.000000] Inode-cache hash table entries: 262144 (order: 9, 2097152 bytes) [ 0.000000] __ex_table already sorted, skipping sort [ 0.000000] Checking aperture... [ 0.000000] No AGP bridge found [ 0.000000] Memory: 4010092k/4980736k available (6008k kernel code, 796484k absent, 174160k reserved, 4833k data, 556k init) [ 0.000000] SLUB: Genslabs=15, HWalign=64, Order=0-3, MinObjects=0, CPUs=4, Nodes=1 [ 0.000000] Hierarchical RCU implementation. [ 0.000000] RCU lockdep checking is enabled. [ 0.000000] NR_IRQS:4352 nr_irqs:712 16 [ 0.000000] Console: colour VGA+ 80x25 [ 0.000000] console [tty0] enabled [ 0.000000] Lock dependency validator: Copyright (c) 2006 Red Hat, Inc., Ingo Molnar [ 0.000000] ... MAX_LOCKDEP_SUBCLASSES: 8 [ 0.000000] ... MAX_LOCK_DEPTH: 48 [ 0.000000] ... MAX_LOCKDEP_KEYS: 8191 [ 0.000000] ... CLASSHASH_SIZE: 4096 [ 0.000000] ... MAX_LOCKDEP_ENTRIES: 16384 [ 0.000000] ... MAX_LOCKDEP_CHAINS: 32768 [ 0.000000] ... CHAINHASH_SIZE: 16384 [ 0.000000] memory used by lock dependency info: 5855 kB [ 0.000000] per task-struct memory footprint: 1920 bytes [ 0.000000] ------------------------ [ 0.000000] | Locking API testsuite: [ 0.000000] ---------------------------------------------------------------------------- [ 0.000000] | spin |wlock |rlock |mutex | wsem | rsem | [ 0.000000] -------------------------------------------------------------------------- [ 0.000000] A-A deadlock: ok | ok | ok | ok | ok | ok | [ 0.000000] A-B-B-A deadlock: ok | ok | ok | ok | ok | ok | [ 0.000000] A-B-B-C-C-A deadlock: ok | ok | ok | ok | ok | ok | [ 0.000000] A-B-C-A-B-C deadlock: ok | ok | ok | ok | ok | ok | [ 0.000000] A-B-B-C-C-D-D-A deadlock: ok | ok | ok | ok | ok | ok | [ 0.000000] A-B-C-D-B-D-D-A deadlock: ok | ok | ok | ok | ok | ok | [ 0.000000] A-B-C-D-B-C-D-A deadlock: ok | ok | ok | ok | ok | ok | [ 0.000000] double unlock: ok | ok | ok | ok | ok | ok | [ 0.000000] initialize held: ok | ok | ok | ok | ok | ok | [ 0.000000] bad unlock order: ok | ok | ok | ok | ok | ok | [ 0.000000] -------------------------------------------------------------------------- [ 0.000000] recursive read-lock: | ok | | ok | [ 0.000000] recursive read-lock #2: | ok | | ok | [ 0.000000] mixed read-write-lock: | ok | | ok | [ 0.000000] mixed write-read-lock: | ok | | ok | [ 0.000000] -------------------------------------------------------------------------- [ 0.000000] hard-irqs-on + irq-safe-A/12: ok | ok | ok | [ 0.000000] soft-irqs-on + irq-safe-A/12: ok | ok | ok | [ 0.000000] hard-irqs-on + irq-safe-A/21: ok | ok | ok | [ 0.000000] soft-irqs-on + irq-safe-A/21: ok | ok | ok | [ 0.000000] sirq-safe-A => hirqs-on/12: ok | ok | ok | [ 0.000000] sirq-safe-A => hirqs-on/21: ok | ok | ok | [ 0.000000] hard-safe-A + irqs-on/12: ok | ok | ok | [ 0.000000] soft-safe-A + irqs-on/12: ok | ok | ok | [ 0.000000] hard-safe-A + irqs-on/21: ok | ok | ok | [ 0.000000] soft-safe-A + irqs-on/21: ok | ok | ok | [ 0.000000] hard-safe-A + unsafe-B #1/123: ok | ok | ok | [ 0.000000] soft-safe-A + unsafe-B #1/123: ok | ok | ok | [ 0.000000] hard-safe-A + unsafe-B #1/132: ok | ok | ok | [ 0.000000] soft-safe-A + unsafe-B #1/132: ok | ok | ok | [ 0.000000] hard-safe-A + unsafe-B #1/213: ok | ok | ok | [ 0.000000] soft-safe-A + unsafe-B #1/213: ok | ok | ok | [ 0.000000] hard-safe-A + unsafe-B #1/231: ok | ok | ok | [ 0.000000] soft-safe-A + unsafe-B #1/231: ok | ok | ok | [ 0.000000] hard-safe-A + unsafe-B #1/312: ok | ok | ok | [ 0.000000] soft-safe-A + unsafe-B #1/312: ok | ok | ok | [ 0.000000] hard-safe-A + unsafe-B #1/321: ok | ok | ok | [ 0.000000] soft-safe-A + unsafe-B #1/321: ok | ok | ok | [ 0.000000] hard-safe-A + unsafe-B #2/123: ok | ok | ok | [ 0.000000] soft-safe-A + unsafe-B #2/123: ok | ok | ok | [ 0.000000] hard-safe-A + unsafe-B #2/132: ok | ok | ok | [ 0.000000] soft-safe-A + unsafe-B #2/132: ok | ok | ok | [ 0.000000] hard-safe-A + unsafe-B #2/213: ok | ok | ok | [ 0.000000] soft-safe-A + unsafe-B #2/213: ok | ok | ok | [ 0.000000] hard-safe-A + unsafe-B #2/231: ok | ok | ok | [ 0.000000] soft-safe-A + unsafe-B #2/231: ok | ok | ok | [ 0.000000] hard-safe-A + unsafe-B #2/312: ok | ok | ok | [ 0.000000] soft-safe-A + unsafe-B #2/312: ok | ok | ok | [ 0.000000] hard-safe-A + unsafe-B #2/321: ok | ok | ok | [ 0.000000] soft-safe-A + unsafe-B #2/321: ok | ok | ok | [ 0.000000] hard-irq lock-inversion/123: ok | ok | ok | [ 0.000000] soft-irq lock-inversion/123: ok | ok | ok | [ 0.000000] hard-irq lock-inversion/132: ok | ok | ok | [ 0.000000] soft-irq lock-inversion/132: ok | ok | ok | [ 0.000000] hard-irq lock-inversion/213: ok | ok | ok | [ 0.000000] soft-irq lock-inversion/213: ok | ok | ok | [ 0.000000] hard-irq lock-inversion/231: ok | ok | ok | [ 0.000000] soft-irq lock-inversion/231: ok | ok | ok | [ 0.000000] hard-irq lock-inversion/312: ok | ok | ok | [ 0.000000] soft-irq lock-inversion/312: ok | ok | ok | [ 0.000000] hard-irq lock-inversion/321: ok | ok | ok | [ 0.000000] soft-irq lock-inversion/321: ok | ok | ok | [ 0.000000] hard-irq read-recursion/123: ok | [ 0.000000] soft-irq read-recursion/123: ok | [ 0.000000] hard-irq read-recursion/132: ok | [ 0.000000] soft-irq read-recursion/132: ok | [ 0.000000] hard-irq read-recursion/213: ok | [ 0.000000] soft-irq read-recursion/213: ok | [ 0.000000] hard-irq read-recursion/231: ok | [ 0.000000] soft-irq read-recursion/231: ok | [ 0.000000] hard-irq read-recursion/312: ok | [ 0.000000] soft-irq read-recursion/312: ok | [ 0.000000] hard-irq read-recursion/321: ok | [ 0.000000] soft-irq read-recursion/321: ok | [ 0.000000] ------------------------------------------------------- [ 0.000000] Good, all 218 testcases passed! | [ 0.000000] --------------------------------- [ 0.000000] ODEBUG: 17 of 17 active objects replaced [ 0.000000] ODEBUG: selftest passed [ 0.000000] hpet clockevent registered [ 0.000000] tsc: Fast TSC calibration using PIT [ 0.000000] tsc: Detected 2394.063 MHz processor [ 0.001003] Calibrating delay loop (skipped), value calculated using timer frequency.. 4788.12 BogoMIPS (lpj=2394063) [ 0.001129] pid_max: default: 32768 minimum: 301 [ 0.002080] Mount-cache hash table entries: 256 [ 0.004100] Initializing cgroup subsys cpuacct [ 0.004164] Initializing cgroup subsys freezer [ 0.004452] CPU: Physical Processor ID: 0 [ 0.004512] CPU: Processor Core ID: 0 [ 0.004571] mce: CPU supports 6 MCE banks [ 0.004640] CPU0: Thermal monitoring enabled (TM2) [ 0.004706] process: using mwait in idle threads [ 0.004770] Last level iTLB entries: 4KB 128, 2MB 4, 4MB 4 [ 0.004770] Last level dTLB entries: 4KB 256, 2MB 0, 4MB 32 [ 0.004770] tlb_flushall_shift: -1 [ 0.004960] debug: unmapping init [mem 0xffffffff81b23000-0xffffffff81b27fff] [ 0.005033] ACPI: Core revision 20120913 [ 0.091560] ..TIMER: vector=0x30 apic1=0 pin1=2 apic2=-1 pin2=-1 [ 0.101633] smpboot: CPU0: Intel(R) Core(TM)2 Quad CPU Q6600 @ 2.40GHz (fam: 06, model: 0f, stepping: 0b) [ 0.102000] Performance Events: PEBS fmt0+, 4-deep LBR, Core2 events, Intel PMU driver. [ 0.102000] perf_event_intel: PEBS disabled due to CPU errata [ 0.102000] ... version: 2 [ 0.102000] ... bit width: 40 [ 0.102000] ... generic registers: 2 [ 0.102000] ... value mask: 000000ffffffffff [ 0.102000] ... max period: 000000007fffffff [ 0.102000] ... fixed-purpose events: 3 [ 0.102000] ... event mask: 0000000700000003 [ 0.103899] SMP alternatives: lockdep: fixing up alternatives [ 0.116385] NMI watchdog: enabled on all CPUs, permanently consumes one hw-PMU counter. [ 0.103985] smpboot: Booting Node 0, Processors #1 [ 0.117631] SMP alternatives: lockdep: fixing up alternatives [ 0.117745] #2 [ 0.130544] SMP alternatives: lockdep: fixing up alternatives [ 0.130658] #3 OK [ 0.142025] Brought up 4 CPUs [ 0.142101] ---------------- [ 0.143002] | NMI testsuite: [ 0.143058] -------------------- [ 0.143115] remote IPI: ok | [ 0.148131] local IPI: ok | [ 0.158011] -------------------- [ 0.158074] Good, all 2 testcases passed! | [ 0.158149] --------------------------------- [ 0.158210] smpboot: Total of 4 processors activated (19152.50 BogoMIPS) [ 0.161006] devtmpfs: initialized [ 0.163773] PM: Registering ACPI NVS region [mem 0xcf6ae000-0xcf6effff] (270336 bytes) [ 0.165232] NET: Registered protocol family 16 [ 0.165483] kworker/u:0 (32) used greatest stack depth: 5152 bytes left [ 0.169244] ACPI: bus type pci registered [ 0.170106] PCI: Using configuration type 1 for base access [ 0.171136] kworker/u:0 (45) used greatest stack depth: 4720 bytes left [ 0.235266] bio: create slab at 0 [ 0.236254] ACPI: Added _OSI(Module Device) [ 0.236254] ACPI: Added _OSI(Processor Device) [ 0.236254] ACPI: Added _OSI(3.0 _SCP Extensions) [ 0.236254] ACPI: Added _OSI(Processor Aggregator Device) [ 0.241404] ACPI: EC: Look up EC in DSDT [ 0.294978] ACPI: Executed 1 blocks of module-level executable AML code [ 0.396870] ACPI: SSDT 00000000cf6b00f0 00277 (v01 DpgPmm P001Ist 00000011 INTL 20051117) [ 0.399326] ACPI: Dynamic OEM Table Load: [ 0.399424] ACPI: SSDT (null) 00277 (v01 DpgPmm P001Ist 00000011 INTL 20051117) [ 0.411519] ACPI: SSDT 00000000cf6b0580 00277 (v01 DpgPmm P002Ist 00000012 INTL 20051117) [ 0.413985] ACPI: Dynamic OEM Table Load: [ 0.414075] ACPI: SSDT (null) 00277 (v01 DpgPmm P002Ist 00000012 INTL 20051117) [ 0.426144] ACPI: SSDT 00000000cf6b0a10 00277 (v01 DpgPmm P003Ist 00000012 INTL 20051117) [ 0.428603] ACPI: Dynamic OEM Table Load: [ 0.428701] ACPI: SSDT (null) 00277 (v01 DpgPmm P003Ist 00000012 INTL 20051117) [ 0.441146] ACPI: SSDT 00000000cf6b0ea0 00277 (v01 DpgPmm P004Ist 00000012 INTL 20051117) [ 0.443644] ACPI: Dynamic OEM Table Load: [ 0.443741] ACPI: SSDT (null) 00277 (v01 DpgPmm P004Ist 00000012 INTL 20051117) [ 0.489248] ACPI: Interpreter enabled [ 0.489308] ACPI: (supports S0 S3 S5) [ 0.489734] ACPI: Using IOAPIC for interrupt routing [ 0.754661] ACPI: No dock devices found. [ 0.754727] PCI: Using host bridge windows from ACPI; if necessary, use "pci=nocrs" and report a bug [ 0.761949] ACPI: PCI Root Bridge [PCI0] (domain 0000 [bus 00-ff]) [ 0.768107] PCI host bridge to bus 0000:00 [ 0.768140] pci_bus 0000:00: root bus resource [bus 00-ff] [ 0.768158] pci_bus 0000:00: root bus resource [io 0x0000-0x0cf7] [ 0.768158] pci_bus 0000:00: root bus resource [io 0x0d00-0xffff] [ 0.768178] pci_bus 0000:00: root bus resource [mem 0x000a0000-0x000bffff] [ 0.768251] pci_bus 0000:00: root bus resource [mem 0x000d0000-0x000dffff] [ 0.768324] pci_bus 0000:00: root bus resource [mem 0xcf700000-0xdfffffff] [ 0.768397] pci_bus 0000:00: root bus resource [mem 0xf0000000-0xffffffff] [ 0.768529] pci 0000:00:00.0: [8086:29c0] type 00 class 0x060000 [ 0.768672] pci 0000:00:02.0: [8086:29c2] type 00 class 0x030000 [ 0.768696] pci 0000:00:02.0: reg 10: [mem 0xfe180000-0xfe1fffff] [ 0.768706] pci 0000:00:02.0: reg 14: [io 0xcc00-0xcc07] [ 0.768715] pci 0000:00:02.0: reg 18: [mem 0xd0000000-0xdfffffff pref] [ 0.768725] pci 0000:00:02.0: reg 1c: [mem 0xfe000000-0xfe0fffff] [ 0.768816] pci 0000:00:02.1: [8086:29c3] type 00 class 0x038000 [ 0.768831] pci 0000:00:02.1: reg 10: [mem 0xfdf80000-0xfdffffff] [ 0.769060] pci 0000:00:1b.0: [8086:27d8] type 00 class 0x040300 [ 0.769081] pci 0000:00:1b.0: reg 10: [mem 0xfe178000-0xfe17bfff 64bit] [ 0.769193] pci 0000:00:1b.0: PME# supported from D0 D3hot D3cold [ 0.769266] pci 0000:00:1c.0: [8086:27d0] type 01 class 0x060400 [ 0.769381] pci 0000:00:1c.0: PME# supported from D0 D3hot D3cold [ 0.769437] pci 0000:00:1d.0: [8086:27c8] type 00 class 0x0c0300 [ 0.769494] pci 0000:00:1d.0: reg 20: [io 0xc880-0xc89f] [ 0.769557] pci 0000:00:1d.1: [8086:27c9] type 00 class 0x0c0300 [ 0.769624] pci 0000:00:1d.1: reg 20: [io 0xc800-0xc81f] [ 0.769686] pci 0000:00:1d.2: [8086:27ca] type 00 class 0x0c0300 [ 0.769753] pci 0000:00:1d.2: reg 20: [io 0xc480-0xc49f] [ 0.769844] pci 0000:00:1d.3: [8086:27cb] type 00 class 0x0c0300 [ 0.769901] pci 0000:00:1d.3: reg 20: [io 0xc400-0xc41f] [ 0.769991] pci 0000:00:1d.7: [8086:27cc] type 00 class 0x0c0320 [ 0.770023] pci 0000:00:1d.7: reg 10: [mem 0xfe177c00-0xfe177fff] [ 0.770157] pci 0000:00:1d.7: PME# supported from D0 D3hot D3cold [ 0.770199] pci 0000:00:1e.0: [8086:244e] type 01 class 0x060401 [ 0.770323] pci 0000:00:1f.0: [8086:27b8] type 00 class 0x060100 [ 0.770450] pci 0000:00:1f.0: ICH7 LPC Generic IO decode 1 PIO at 0a00 (mask 00ff) [ 0.770619] pci 0000:00:1f.1: [8086:27df] type 00 class 0x01018a [ 0.770642] pci 0000:00:1f.1: reg 10: [io 0x0000-0x0007] [ 0.770661] pci 0000:00:1f.1: reg 14: [io 0x0000-0x0003] [ 0.770674] pci 0000:00:1f.1: reg 18: [io 0x08f0-0x08f7] [ 0.770686] pci 0000:00:1f.1: reg 1c: [io 0x08f8-0x08fb] [ 0.770699] pci 0000:00:1f.1: reg 20: [io 0xffa0-0xffaf] [ 0.770788] pci 0000:00:1f.2: [8086:27c0] type 00 class 0x01018f [ 0.770808] pci 0000:00:1f.2: reg 10: [io 0xc080-0xc087] [ 0.770820] pci 0000:00:1f.2: reg 14: [io 0xc000-0xc003] [ 0.770832] pci 0000:00:1f.2: reg 18: [io 0xbc00-0xbc07] [ 0.770843] pci 0000:00:1f.2: reg 1c: [io 0xb880-0xb883] [ 0.770855] pci 0000:00:1f.2: reg 20: [io 0xb800-0xb80f] [ 0.770926] pci 0000:00:1f.2: PME# supported from D3hot [ 0.770961] pci 0000:00:1f.3: [8086:27da] type 00 class 0x0c0500 [ 0.771036] pci 0000:00:1f.3: reg 20: [io 0x0400-0x041f] [ 0.771231] pci 0000:01:00.0: [10ec:8136] type 00 class 0x020000 [ 0.771253] pci 0000:01:00.0: reg 10: [io 0xd800-0xd8ff] [ 0.771294] pci 0000:01:00.0: reg 18: [mem 0xfe2ff000-0xfe2fffff 64bit] [ 0.771340] pci 0000:01:00.0: reg 30: [mem 0xfe2c0000-0xfe2dffff pref] [ 0.771476] pci 0000:01:00.0: supports D1 D2 [ 0.771479] pci 0000:01:00.0: PME# supported from D1 D2 D3hot D3cold [ 0.771507] pci 0000:01:00.0: disabling ASPM on pre-1.1 PCIe device. You can enable it with 'pcie_aspm=force' [ 0.771686] pci 0000:00:1c.0: PCI bridge to [bus 01] [ 0.771751] pci 0000:00:1c.0: bridge window [io 0xd000-0xdfff] [ 0.771757] pci 0000:00:1c.0: bridge window [mem 0xfe200000-0xfe2fffff] [ 0.771855] pci 0000:02:01.0: [3388:0021] type 01 class 0x060400 [ 0.772003] pci 0000:02:01.0: supports D1 D2 [ 0.772006] pci 0000:02:01.0: PME# supported from D0 D1 D2 D3hot [ 0.772070] pci 0000:02:02.0: [1180:0475] type 02 class 0x060700 [ 0.772094] pci 0000:02:02.0: reg 10: [mem 0x00000000-0x00000fff] [ 0.772151] pci 0000:02:02.0: supports D1 D2 [ 0.772154] pci 0000:02:02.0: PME# supported from D0 D1 D2 D3hot D3cold [ 0.772228] pci 0000:00:1e.0: PCI bridge to [bus 02-04] (subtractive decode) [ 0.772299] pci 0000:00:1e.0: bridge window [io 0xe000-0xefff] [ 0.772304] pci 0000:00:1e.0: bridge window [mem 0xfe300000-0xfebfffff] [ 0.772312] pci 0000:00:1e.0: bridge window [mem 0xfb000000-0xfcffffff 64bit pref] [ 0.772322] pci 0000:00:1e.0: bridge window [io 0x0000-0x0cf7] (subtractive decode) [ 0.772331] pci 0000:00:1e.0: bridge window [io 0x0d00-0xffff] (subtractive decode) [ 0.772340] pci 0000:00:1e.0: bridge window [mem 0x000a0000-0x000bffff] (subtractive decode) [ 0.772349] pci 0000:00:1e.0: bridge window [mem 0x000d0000-0x000dffff] (subtractive decode) [ 0.772358] pci 0000:00:1e.0: bridge window [mem 0xcf700000-0xdfffffff] (subtractive decode) [ 0.772366] pci 0000:00:1e.0: bridge window [mem 0xf0000000-0xffffffff] (subtractive decode) [ 0.772494] pci 0000:03:08.0: [168c:0013] type 00 class 0x028000 [ 0.772524] pci 0000:03:08.0: reg 10: [mem 0xfe3f0000-0xfe3fffff] [ 0.772729] pci 0000:03:09.0: [168c:0013] type 00 class 0x028000 [ 0.772758] pci 0000:03:09.0: reg 10: [mem 0xfe3e0000-0xfe3effff] [ 0.772963] pci 0000:03:0b.0: [168c:0013] type 00 class 0x028000 [ 0.772993] pci 0000:03:0b.0: reg 10: [mem 0xfe3d0000-0xfe3dffff] [ 0.773212] pci 0000:02:01.0: PCI bridge to [bus 03] [ 0.773285] pci 0000:02:01.0: bridge window [mem 0xfe300000-0xfe3fffff] [ 0.773359] pci_bus 0000:04: busn_res: can not insert [bus 04-ff] under [bus 02-04] (conflicts with (null) [bus 02-04]) [ 0.773367] pci_bus 0000:04: busn_res: [bus 04-ff] end is updated to 07 [ 0.773370] pci_bus 0000:04: busn_res: can not insert [bus 04-07] under [bus 02-04] (conflicts with (null) [bus 02-04]) [ 0.773375] pci_bus 0000:04: [bus 04-07] partially hidden behind transparent bridge 0000:02 [bus 02-04] [ 0.773492] pci_bus 0000:00: on NUMA node 0 [ 0.773516] ACPI: PCI Interrupt Routing Table [\_SB_.PCI0._PRT] [ 0.779335] ACPI: PCI Interrupt Routing Table [\_SB_.PCI0.P0P1._PRT] [ 0.782786] ACPI: PCI Interrupt Routing Table [\_SB_.PCI0.P0P4._PRT] [ 0.789453] pci0000:00: Unable to request _OSC control (_OSC support mask: 0x1e) [ 1.058731] ACPI: PCI Interrupt Link [LNKA] (IRQs 3 4 5 6 7 *10 11 12 14 15) [ 1.060212] ACPI: PCI Interrupt Link [LNKB] (IRQs 3 4 5 6 7 10 11 12 14 15) *0, disabled. [ 1.061802] ACPI: PCI Interrupt Link [LNKC] (IRQs *3 4 5 6 7 10 11 12 14 15) [ 1.063292] ACPI: PCI Interrupt Link [LNKD] (IRQs 3 4 5 6 7 10 *11 12 14 15) [ 1.064775] ACPI: PCI Interrupt Link [LNKE] (IRQs 3 4 5 6 7 10 11 12 14 15) *0, disabled. [ 1.066334] ACPI: PCI Interrupt Link [LNKF] (IRQs 3 4 5 6 *7 10 11 12 14 15) [ 1.067823] ACPI: PCI Interrupt Link [LNKG] (IRQs 3 4 5 6 7 10 11 12 14 15) *0, disabled. [ 1.069383] ACPI: PCI Interrupt Link [LNKH] (IRQs 3 4 *5 6 7 10 11 12 14 15) [ 1.072091] vgaarb: device added: PCI:0000:00:02.0,decodes=io+mem,owns=io+mem,locks=none [ 1.072205] vgaarb: loaded [ 1.072262] vgaarb: bridge control possible 0000:00:02.0 [ 1.074130] SCSI subsystem initialized [ 1.074130] ACPI: bus type scsi registered [ 1.075227] libata version 3.00 loaded. [ 1.076162] ACPI: bus type usb registered [ 1.077260] usbcore: registered new interface driver usbfs [ 1.077291] usbcore: registered new interface driver hub [ 1.078108] usbcore: registered new device driver usb [ 1.079158] Linux video capture interface: v2.00 [ 1.081227] Advanced Linux Sound Architecture Driver Initialized. [ 1.081293] PCI: Using ACPI for IRQ routing [ 1.081293] PCI: pci_cache_line_size set to 64 bytes [ 1.081293] e820: reserve RAM buffer [mem 0x0009fc00-0x0009ffff] [ 1.081293] e820: reserve RAM buffer [mem 0xcf6a0000-0xcfffffff] [ 1.084135] HPET: 3 timers in total, 0 timers will be used for per-cpu timer [ 1.084158] hpet0: at MMIO 0xfed00000, IRQs 2, 8, 0 [ 1.084295] hpet0: 3 comparators, 64-bit 14.318180 MHz counter [ 1.087096] Switching to clocksource hpet [ 1.132582] pnp: PnP ACPI init [ 1.132763] ACPI: bus type pnp registered [ 1.135346] pnp 00:00: [bus 00-ff] [ 1.135355] pnp 00:00: [io 0x0cf8-0x0cff] [ 1.135364] pnp 00:00: [io 0x0000-0x0cf7 window] [ 1.135372] pnp 00:00: [io 0x0d00-0xffff window] [ 1.135390] pnp 00:00: [mem 0x000a0000-0x000bffff window] [ 1.135398] pnp 00:00: [mem 0x000d0000-0x000dffff window] [ 1.135407] pnp 00:00: [mem 0xcf700000-0xdfffffff window] [ 1.135415] pnp 00:00: [mem 0xf0000000-0xffffffff window] [ 1.135911] pnp 00:00: Plug and Play ACPI device, IDs PNP0a08 PNP0a03 (active) [ 1.136074] pnp 00:01: [mem 0xfed14000-0xfed19fff] [ 1.136623] system 00:01: [mem 0xfed14000-0xfed19fff] has been reserved [ 1.136699] system 00:01: Plug and Play ACPI device, IDs PNP0c01 (active) [ 1.137309] pnp 00:02: [dma 4] [ 1.137318] pnp 00:02: [io 0x0000-0x000f] [ 1.137326] pnp 00:02: [io 0x0081-0x0083] [ 1.137334] pnp 00:02: [io 0x0087] [ 1.137342] pnp 00:02: [io 0x0089-0x008b] [ 1.137349] pnp 00:02: [io 0x008f] [ 1.137357] pnp 00:02: [io 0x00c0-0x00df] [ 1.137802] pnp 00:02: Plug and Play ACPI device, IDs PNP0200 (active) [ 1.138000] pnp 00:03: [io 0x0070-0x0071] [ 1.138047] pnp 00:03: [irq 8] [ 1.138492] pnp 00:03: Plug and Play ACPI device, IDs PNP0b00 (active) [ 1.138641] pnp 00:04: [io 0x0061] [ 1.139110] pnp 00:04: Plug and Play ACPI device, IDs PNP0800 (active) [ 1.139260] pnp 00:05: [io 0x00f0-0x00ff] [ 1.139275] pnp 00:05: [irq 13] [ 1.139714] pnp 00:05: Plug and Play ACPI device, IDs PNP0c04 (active) [ 1.169335] pnp 00:06: [io 0x03f8-0x03ff] [ 1.169352] pnp 00:06: [irq 4] [ 1.169368] pnp 00:06: [dma 0 disabled] [ 1.170264] pnp 00:06: Plug and Play ACPI device, IDs PNP0501 (active) [ 1.231552] pnp 00:07: [io 0x0000-0xffffffffffffffff disabled] [ 1.231561] pnp 00:07: [io 0x0a00-0x0a0f] [ 1.231569] pnp 00:07: [io 0x0a10-0x0a1f] [ 1.231577] pnp 00:07: [io 0x0a20-0x0a2f] [ 1.231584] pnp 00:07: [io 0x0a30-0x0a3f] [ 1.232116] system 00:07: [io 0x0a00-0x0a0f] has been reserved [ 1.232198] system 00:07: [io 0x0a10-0x0a1f] has been reserved [ 1.232279] system 00:07: [io 0x0a20-0x0a2f] has been reserved [ 1.232359] system 00:07: [io 0x0a30-0x0a3f] has been reserved [ 1.232431] system 00:07: Plug and Play ACPI device, IDs PNP0c02 (active) [ 1.234805] pnp 00:08: [io 0x0010-0x001f] [ 1.234813] pnp 00:08: [io 0x0022-0x003f] [ 1.234821] pnp 00:08: [io 0x0044-0x005f] [ 1.234829] pnp 00:08: [io 0x0062-0x0063] [ 1.234836] pnp 00:08: [io 0x0065-0x006f] [ 1.234852] pnp 00:08: [io 0x0072-0x007f] [ 1.234860] pnp 00:08: [io 0x0080] [ 1.234868] pnp 00:08: [io 0x0084-0x0086] [ 1.234876] pnp 00:08: [io 0x0088] [ 1.234884] pnp 00:08: [io 0x008c-0x008e] [ 1.234892] pnp 00:08: [io 0x0090-0x009f] [ 1.234900] pnp 00:08: [io 0x00a2-0x00bf] [ 1.234908] pnp 00:08: [io 0x00e0-0x00ef] [ 1.234916] pnp 00:08: [io 0x04d0-0x04d1] [ 1.234923] pnp 00:08: [io 0x0800-0x087f] [ 1.234932] pnp 00:08: [io 0x0000-0xffffffffffffffff disabled] [ 1.234940] pnp 00:08: [io 0x0480-0x04bf] [ 1.234948] pnp 00:08: [mem 0xfed1c000-0xfed1ffff] [ 1.234955] pnp 00:08: [mem 0xfed20000-0xfed8ffff] [ 1.235508] system 00:08: [io 0x04d0-0x04d1] has been reserved [ 1.235589] system 00:08: [io 0x0800-0x087f] has been reserved [ 1.235680] system 00:08: [io 0x0480-0x04bf] has been reserved [ 1.235768] system 00:08: [mem 0xfed1c000-0xfed1ffff] has been reserved [ 1.235851] system 00:08: [mem 0xfed20000-0xfed8ffff] has been reserved [ 1.235923] system 00:08: Plug and Play ACPI device, IDs PNP0c02 (active) [ 1.237601] pnp 00:09: [mem 0xfed00000-0xfed003ff] [ 1.238060] pnp 00:09: Plug and Play ACPI device, IDs PNP0103 (active) [ 1.240371] pnp 00:0a: [mem 0xffb80000-0xffbfffff] [ 1.240380] pnp 00:0a: [mem 0xfff80000-0xffffffff] [ 1.240844] pnp 00:0a: Plug and Play ACPI device, IDs INT0800 (active) [ 1.242119] pnp 00:0b: [mem 0xffc00000-0xfff7ffff] [ 1.242638] system 00:0b: [mem 0xffc00000-0xfff7ffff] has been reserved [ 1.242711] system 00:0b: Plug and Play ACPI device, IDs PNP0c02 (active) [ 1.245762] pnp 00:0c: [io 0x0060] [ 1.245770] pnp 00:0c: [io 0x0064] [ 1.245779] pnp 00:0c: [mem 0xfec00000-0xfec00fff] [ 1.245787] pnp 00:0c: [mem 0xfee00000-0xfee00fff] [ 1.246349] system 00:0c: [mem 0xfec00000-0xfec00fff] could not be reserved [ 1.246433] system 00:0c: [mem 0xfee00000-0xfee00fff] has been reserved [ 1.246505] system 00:0c: Plug and Play ACPI device, IDs PNP0c02 (active) [ 1.247745] pnp 00:0d: [mem 0xe0000000-0xefffffff] [ 1.248300] system 00:0d: [mem 0xe0000000-0xefffffff] has been reserved [ 1.248373] system 00:0d: Plug and Play ACPI device, IDs PNP0c02 (active) [ 1.253592] pnp 00:0e: [mem 0x00000000-0x0009ffff] [ 1.253601] pnp 00:0e: [mem 0x000c0000-0x000cffff] [ 1.253609] pnp 00:0e: [mem 0x000e0000-0x000fffff] [ 1.253617] pnp 00:0e: [mem 0x00100000-0xcf6fffff] [ 1.253625] pnp 00:0e: [mem 0x00000000-0xffffffffffffffff disabled] [ 1.254193] system 00:0e: [mem 0x00000000-0x0009ffff] could not be reserved [ 1.254292] system 00:0e: [mem 0x000c0000-0x000cffff] could not be reserved [ 1.254389] system 00:0e: [mem 0x000e0000-0x000fffff] could not be reserved [ 1.254487] system 00:0e: [mem 0x00100000-0xcf6fffff] could not be reserved [ 1.254560] system 00:0e: Plug and Play ACPI device, IDs PNP0c01 (active) [ 1.258307] pnp: PnP ACPI: found 15 devices [ 1.258368] ACPI: ACPI bus type pnp unregistered [ 1.306293] pci 0000:00:1c.0: bridge window [mem 0x00100000-0x000fffff 64bit pref] to [bus 01] add_size 200000 [ 1.306368] pci 0000:00:1c.0: res[15]=[mem 0x00100000-0x000fffff 64bit pref] get_res_add_size add_size 200000 [ 1.306375] pci 0000:00:1c.0: BAR 15: assigned [mem 0xcf700000-0xcf8fffff 64bit pref] [ 1.306494] pci 0000:00:1c.0: PCI bridge to [bus 01] [ 1.306559] pci 0000:00:1c.0: bridge window [io 0xd000-0xdfff] [ 1.306628] pci 0000:00:1c.0: bridge window [mem 0xfe200000-0xfe2fffff] [ 1.306697] pci 0000:00:1c.0: bridge window [mem 0xcf700000-0xcf8fffff 64bit pref] [ 1.306853] pci 0000:02:02.0: res[15]=[mem 0x04000000-0x03ffffff pref] get_res_add_size add_size 4000000 [ 1.306856] pci 0000:02:02.0: res[16]=[mem 0x04000000-0x03ffffff] get_res_add_size add_size 4000000 [ 1.306859] pci 0000:02:02.0: res[13]=[io 0x0100-0x00ff] get_res_add_size add_size 100 [ 1.306862] pci 0000:02:02.0: res[14]=[io 0x0100-0x00ff] get_res_add_size add_size 100 [ 1.306867] pci 0000:02:02.0: BAR 0: assigned [mem 0xf0000000-0xf0000fff] [ 1.306941] pci 0000:02:02.0: BAR 15: assigned [mem 0xf4000000-0xf7ffffff pref] [ 1.307069] pci 0000:02:02.0: BAR 16: can't assign mem (size 0x4000000) [ 1.307151] pci 0000:02:02.0: BAR 13: assigned [io 0xe000-0xe0ff] [ 1.307217] pci 0000:02:02.0: BAR 14: assigned [io 0xe400-0xe4ff] [ 1.307315] pci 0000:02:02.0: BAR 0: assigned [mem 0xf0000000-0xf0000fff] [ 1.307923] pci 0000:02:02.0: BAR 16: assigned [mem 0xf4000000-0xf7ffffff] [ 1.308015] pci 0000:02:02.0: BAR 15: can't assign mem pref (size 0x4000000) [ 1.308095] pci 0000:02:02.0: BAR 14: assigned [io 0xe000-0xe0ff] [ 1.308167] pci 0000:02:02.0: BAR 13: assigned [io 0xe400-0xe4ff] [ 1.308263] pci 0000:02:01.0: PCI bridge to [bus 03] [ 1.308330] pci 0000:02:01.0: bridge window [mem 0xfe300000-0xfe3fffff] [ 1.308406] pci 0000:02:02.0: CardBus bridge to [bus 04-07] [ 1.308470] pci 0000:02:02.0: bridge window [io 0xe400-0xe4ff] [ 1.308537] pci 0000:02:02.0: bridge window [io 0xe000-0xe0ff] [ 1.308605] pci 0000:02:02.0: bridge window [mem 0xf4000000-0xf7ffffff] [ 1.308675] pci 0000:00:1e.0: PCI bridge to [bus 02-04] [ 1.308740] pci 0000:00:1e.0: bridge window [io 0xe000-0xefff] [ 1.308809] pci 0000:00:1e.0: bridge window [mem 0xfe300000-0xfebfffff] [ 1.308878] pci 0000:00:1e.0: bridge window [mem 0xfb000000-0xfcffffff 64bit pref] [ 1.309052] pci 0000:00:1e.0: setting latency timer to 64 [ 1.309098] pci_bus 0000:00: resource 4 [io 0x0000-0x0cf7] [ 1.309101] pci_bus 0000:00: resource 5 [io 0x0d00-0xffff] [ 1.309103] pci_bus 0000:00: resource 6 [mem 0x000a0000-0x000bffff] [ 1.309106] pci_bus 0000:00: resource 7 [mem 0x000d0000-0x000dffff] [ 1.309108] pci_bus 0000:00: resource 8 [mem 0xcf700000-0xdfffffff] [ 1.309111] pci_bus 0000:00: resource 9 [mem 0xf0000000-0xffffffff] [ 1.309113] pci_bus 0000:01: resource 0 [io 0xd000-0xdfff] [ 1.309116] pci_bus 0000:01: resource 1 [mem 0xfe200000-0xfe2fffff] [ 1.309118] pci_bus 0000:01: resource 2 [mem 0xcf700000-0xcf8fffff 64bit pref] [ 1.309121] pci_bus 0000:02: resource 0 [io 0xe000-0xefff] [ 1.309123] pci_bus 0000:02: resource 1 [mem 0xfe300000-0xfebfffff] [ 1.309126] pci_bus 0000:02: resource 2 [mem 0xfb000000-0xfcffffff 64bit pref] [ 1.309128] pci_bus 0000:02: resource 4 [io 0x0000-0x0cf7] [ 1.309130] pci_bus 0000:02: resource 5 [io 0x0d00-0xffff] [ 1.309133] pci_bus 0000:02: resource 6 [mem 0x000a0000-0x000bffff] [ 1.309135] pci_bus 0000:02: resource 7 [mem 0x000d0000-0x000dffff] [ 1.309138] pci_bus 0000:02: resource 8 [mem 0xcf700000-0xdfffffff] [ 1.309140] pci_bus 0000:02: resource 9 [mem 0xf0000000-0xffffffff] [ 1.309143] pci_bus 0000:03: resource 1 [mem 0xfe300000-0xfe3fffff] [ 1.309145] pci_bus 0000:04: resource 0 [io 0xe400-0xe4ff] [ 1.309148] pci_bus 0000:04: resource 1 [io 0xe000-0xe0ff] [ 1.309150] pci_bus 0000:04: resource 3 [mem 0xf4000000-0xf7ffffff] [ 1.309387] NET: Registered protocol family 2 [ 1.310479] TCP established hash table entries: 262144 (order: 10, 4194304 bytes) [ 1.312052] TCP bind hash table entries: 65536 (order: 10, 4194304 bytes) [ 1.317894] TCP: Hash tables configured (established 262144 bind 65536) [ 1.318180] TCP: reno registered [ 1.318314] UDP hash table entries: 2048 (order: 6, 327680 bytes) [ 1.318811] UDP-Lite hash table entries: 2048 (order: 6, 327680 bytes) [ 1.319752] NET: Registered protocol family 1 [ 1.319877] pci 0000:00:02.0: Boot video device [ 1.319945] pci 0000:00:1d.0: uhci_check_and_reset_hc: legsup = 0x0f30 [ 1.319948] pci 0000:00:1d.0: Performing full reset [ 1.319975] pci 0000:00:1d.1: uhci_check_and_reset_hc: legsup = 0x0030 [ 1.319977] pci 0000:00:1d.1: Performing full reset [ 1.320047] pci 0000:00:1d.2: uhci_check_and_reset_hc: legsup = 0x0030 [ 1.320049] pci 0000:00:1d.2: Performing full reset [ 1.320075] pci 0000:00:1d.3: uhci_check_and_reset_hc: legsup = 0x0030 [ 1.320077] pci 0000:00:1d.3: Performing full reset [ 1.320230] PCI: CLS 32 bytes, default 64 [ 1.320754] Unpacking initramfs... [ 1.471449] debug: unmapping init [mem 0xffff8800375f0000-0xffff880037aeffff] [ 1.471682] PCI-DMA: Using software bounce buffering for IO (SWIOTLB) [ 1.471755] software IO TLB [mem 0xcad1a000-0xced19fff] (64MB) mapped at [ffff8800cad1a000-ffff8800ced19fff] [ 1.479131] microcode: CPU0 sig=0x6fb, pf=0x10, revision=0xb6 [ 1.479234] microcode: CPU1 sig=0x6fb, pf=0x10, revision=0xb6 [ 1.479336] microcode: CPU2 sig=0x6fb, pf=0x10, revision=0xb6 [ 1.479442] microcode: CPU3 sig=0x6fb, pf=0x10, revision=0xb6 [ 1.480040] microcode: Microcode Update Driver: v2.00 , Peter Oruba [ 1.480333] sha1_ssse3: Using SSSE3 optimized SHA-1 implementation [ 1.482518] audit: initializing netlink socket (disabled) [ 1.482663] type=2000 audit(1254540657.481:1): initialized [ 1.485415] HugeTLB registered 2 MB page size, pre-allocated 0 pages [ 1.557068] fuse init (API version 7.20) [ 1.558648] msgmni has been set to 7832 [ 1.562067] Block layer SCSI generic (bsg) driver version 0.4 loaded (major 252) [ 1.562188] io scheduler noop registered [ 1.563222] io scheduler cfq registered (default) [ 1.564478] list_sort_test: start testing list_sort() [ 1.572863] intel_idle: does not run on family 6 model 15 [ 1.573727] input: Power Button as /devices/LNXSYSTM:00/device:00/PNP0C0C:00/input/input0 [ 1.573897] ACPI: Power Button [PWRB] [ 1.574686] input: Power Button as /devices/LNXSYSTM:00/LNXPWRBN:00/input/input1 [ 1.574805] ACPI: Power Button [PWRF] [ 1.576921] ACPI: Requesting acpi_cpufreq [ 1.896649] thermal LNXTHERM:00: registered as thermal_zone0 [ 1.896717] ACPI: Thermal Zone [THRM] (30 C) [ 1.897633] GHES: HEST is not enabled! [ 1.898255] Serial: 8250/16550 driver, 4 ports, IRQ sharing disabled [ 1.919132] 00:06: ttyS0 at I/O 0x3f8 (irq = 4) is a 16550A [ 1.925216] Linux agpgart interface v0.103 [ 1.926237] agpgart-intel 0000:00:00.0: Intel G33 Chipset [ 1.926491] agpgart-intel 0000:00:00.0: detected gtt size: 524288K total, 262144K mappable [ 1.927535] agpgart-intel 0000:00:00.0: detected 8192K stolen memory [ 1.928422] agpgart-intel 0000:00:00.0: AGP aperture is 256M @ 0xd0000000 [ 1.929165] [drm] Initialized drm 1.1.0 20060810 [ 1.934678] i915 0000:00:02.0: setting latency timer to 64 [ 1.980943] i915 0000:00:02.0: irq 40 for MSI/MSI-X [ 1.981095] [drm] Supports vblank timestamp caching Rev 1 (10.10.2010). [ 1.981164] [drm] Driver supports precise vblank timestamp query. [ 1.981596] vgaarb: device changed decodes: PCI:0000:00:02.0,olddecodes=io+mem,decodes=io+mem:owns=io+mem [ 2.072707] [drm] initialized overlay support [ 2.174099] fbcon: inteldrmfb (fb0) is primary device [ 2.224349] [drm] Setting output timings on SDVOB failed [ 2.238067] [drm] Setting input timings on SDVOB failed [ 2.314668] Console: switching to colour frame buffer device 240x67 [ 2.320601] fb0: inteldrmfb frame buffer device [ 2.320624] drm: registered panic notifier [ 2.320747] i915: No ACPI video bus found [ 2.321182] [drm] Initialized i915 1.6.0 20080730 for 0000:00:02.0 on minor 0 [ 2.334316] loop: module loaded [ 2.336851] ata_piix 0000:00:1f.1: version 2.13 [ 2.337075] ata_piix 0000:00:1f.1: setting latency timer to 64 [ 2.343937] scsi0 : ata_piix [ 2.386267] scsi1 : ata_piix [ 2.426170] ata1: PATA max UDMA/100 cmd 0x1f0 ctl 0x3f6 bmdma 0xffa0 irq 14 [ 2.426207] ata2: PATA max UDMA/100 cmd 0x170 ctl 0x376 bmdma 0xffa8 irq 15 [ 2.426375] ata_piix 0000:00:1f.2: MAP [ [ 2.426406] P0 P2 P1 P3 ] [ 2.426595] ata_piix 0000:00:1f.2: setting latency timer to 64 [ 2.432540] scsi2 : ata_piix [ 2.473148] tsc: Refined TSC clocksource calibration: 2393.999 MHz [ 2.473231] Switching to clocksource tsc [ 2.482410] scsi3 : ata_piix [ 2.530796] ata3: SATA max UDMA/133 cmd 0xc080 ctl 0xc000 bmdma 0xb800 irq 19 [ 2.530834] ata4: SATA max UDMA/133 cmd 0xbc00 ctl 0xb880 bmdma 0xb808 irq 19 [ 2.531572] r8169 Gigabit Ethernet driver 2.3LK-NAPI loaded [ 2.531956] r8169 0000:01:00.0: irq 41 for MSI/MSI-X [ 2.533893] r8169 0000:01:00.0 eth0: RTL8101e at 0xffffc9000002e000, 00:1e:90:a5:f6:e2, XID 94200000 IRQ 41 [ 2.534542] yenta_cardbus 0000:02:02.0: CardBus bridge found [0000:0000] [ 2.534598] yenta_cardbus 0000:02:02.0: CardBus bridge to [bus 04-07] [ 2.534632] yenta_cardbus 0000:02:02.0: bridge window [io 0xe400-0xe4ff] [ 2.534670] yenta_cardbus 0000:02:02.0: bridge window [io 0xe000-0xe0ff] [ 2.534709] yenta_cardbus 0000:02:02.0: bridge window [mem 0xfb000000-0xfb3fffff pref] [ 2.534753] yenta_cardbus 0000:02:02.0: bridge window [mem 0xf4000000-0xf7ffffff] [ 2.682366] ata4.01: NODEV after polling detection [ 2.686374] ata3.00: ATA-7: INTEL SSDSA2M080G2GN, 2CV102HD, max UDMA/133 [ 2.686417] ata3.00: 156301488 sectors, multi 16: LBA48 NCQ (depth 0/32) [ 2.688544] ata4.00: ATAPI: TSSTcorpCD/DVDW SH-S183L, SB03, max UDMA/33 [ 2.688586] ata4.00: applying bridge limits [ 2.688676] ata3.00: failed to get Identify Device Data, Emask 0x1 [ 2.693566] ata3.00: failed to get Identify Device Data, Emask 0x1 [ 2.693574] ata3.00: configured for UDMA/133 [ 2.694669] scsi 2:0:0:0: Direct-Access ATA INTEL SSDSA2M080 2CV1 PQ: 0 ANSI: 5 [ 2.697194] ata4.00: configured for UDMA/33 [ 2.699814] sd 2:0:0:0: [sda] 156301488 512-byte logical blocks: (80.0 GB/74.5 GiB) [ 2.700905] sd 2:0:0:0: [sda] Write Protect is off [ 2.700935] sd 2:0:0:0: [sda] Mode Sense: 00 3a 00 00 [ 2.701063] sd 2:0:0:0: Attached scsi generic sg0 type 0 [ 2.701250] sd 2:0:0:0: [sda] Write cache: enabled, read cache: enabled, doesn't support DPO or FUA [ 2.705348] sda: sda1 sda2 [ 2.707886] scsi 3:0:0:0: CD-ROM TSSTcorp CD/DVDW SH-S183L SB03 PQ: 0 ANSI: 5 [ 2.710052] sd 2:0:0:0: [sda] Attached SCSI disk [ 2.717450] sr0: scsi3-mmc drive: 48x/48x writer dvd-ram cd/rw xa/form2 cdda tray [ 2.719067] cdrom: Uniform CD-ROM driver Revision: 3.20 [ 2.722655] sr 3:0:0:0: Attached scsi CD-ROM sr0 [ 2.724222] sr 3:0:0:0: Attached scsi generic sg1 type 5 [ 2.706157] ACPI: Invalid Power Resource to register! [ 2.730162] ACPI: Invalid Power Resource to register!<6>[ 2.852978] yenta_cardbus 0000:02:02.0: ISA IRQ mask 0x0000, PCI irq 19 [ 2.854526] yenta_cardbus 0000:02:02.0: Socket status: 30000820 [ 2.856054] pci_bus 0000:02: Raising subordinate bus# of parent bus (#02) from #04 to #07 [ 2.857675] yenta_cardbus 0000:02:02.0: pcmcia: parent PCI bridge window: [io 0xe000-0xefff] [ 2.859220] yenta_cardbus 0000:02:02.0: pcmcia: parent PCI bridge window: [mem 0xfe300000-0xfebfffff] [ 2.860759] pcmcia_socket pcmcia_socket0: cs: memory probe 0xfe300000-0xfebfffff: [ 2.862398] excluding 0xfe300000-0xfe41ffff [ 2.864291] yenta_cardbus 0000:02:02.0: pcmcia: parent PCI bridge window: [mem 0xfb000000-0xfcffffff 64bit pref] [ 2.865867] pcmcia_socket pcmcia_socket0: cs: memory probe 0xfb000000-0xfcffffff: [ 2.867869] excluding 0xfb000000-0xfcffffff [ 2.873741] ehci_hcd: USB 2.0 'Enhanced' Host Controller (EHCI) Driver [ 2.875345] ehci_hcd: block sizes: qh 104 qtd 96 itd 192 sitd 96 [ 2.875541] ehci_hcd 0000:00:1d.7: setting latency timer to 64 [ 2.875546] ehci_hcd 0000:00:1d.7: EHCI Host Controller [ 2.877265] ehci_hcd 0000:00:1d.7: new USB bus registered, assigned bus number 1 [ 2.878850] ehci_hcd 0000:00:1d.7: reset hcs_params 0x104208 dbg=1 cc=4 pcc=2 ordered !ppc ports=8 [ 2.878855] ehci_hcd 0000:00:1d.7: reset hcc_params 6871 thresh 7 uframes 1024 64 bit addr [ 2.879013] ehci_hcd 0000:00:1d.7: reset command 0080002 (park)=0 ithresh=8 period=1024 Reset HALT [ 2.882911] ehci_hcd 0000:00:1d.7: debug port 1 [ 2.884459] ehci_hcd 0000:00:1d.7: cache line size of 32 is not supported [ 2.884462] ehci_hcd 0000:00:1d.7: supports USB remote wakeup [ 2.884652] ehci_hcd 0000:00:1d.7: irq 23, io mem 0xfe177c00 [ 2.886180] ehci_hcd 0000:00:1d.7: init command 0010001 (park)=0 ithresh=1 period=1024 RUN [ 2.892332] ehci_hcd 0000:00:1d.7: USB 2.0 started, EHCI 1.00 [ 2.894379] usb usb1: default language 0x0409 [ 2.894575] usb usb1: udev 1, busnum 1, minor = 0 [ 2.894578] usb usb1: New USB device found, idVendor=1d6b, idProduct=0002 [ 2.896094] usb usb1: New USB device strings: Mfr=3, Product=2, SerialNumber=1 [ 2.897582] usb usb1: Product: EHCI Host Controller [ 2.899086] usb usb1: Manufacturer: Linux 3.7.0-rc1-main ehci_hcd [ 2.900559] usb usb1: SerialNumber: 0000:00:1d.7 [ 2.903293] usb usb1: usb_probe_device [ 2.903297] usb usb1: configuration #1 chosen from 1 choice [ 2.903515] usb usb1: adding 1-0:1.0 (config #1, interface 0) [ 2.904137] hub 1-0:1.0: usb_probe_interface [ 2.904140] hub 1-0:1.0: usb_probe_interface - got id [ 2.904149] hub 1-0:1.0: USB hub found [ 2.905771] hub 1-0:1.0: 8 ports detected [ 2.907256] hub 1-0:1.0: standalone hub [ 2.907259] hub 1-0:1.0: no power switching (usb 1.0) [ 2.907261] hub 1-0:1.0: individual port over-current protection [ 2.907265] hub 1-0:1.0: power on to power good time: 20ms [ 2.907477] hub 1-0:1.0: local power source is good [ 2.908784] hub 1-0:1.0: trying to enable port power on non-switchable hub [ 2.910129] uhci_hcd: USB Universal Host Controller Interface driver [ 2.912307] uhci_hcd 0000:00:1d.0: setting latency timer to 64 [ 2.912312] uhci_hcd 0000:00:1d.0: UHCI Host Controller [ 2.913825] uhci_hcd 0000:00:1d.0: new USB bus registered, assigned bus number 2 [ 2.915355] uhci_hcd 0000:00:1d.0: detected 2 ports [ 2.916823] uhci_hcd 0000:00:1d.0: uhci_check_and_reset_hc: cmd = 0x0000 [ 2.916826] uhci_hcd 0000:00:1d.0: Performing full reset [ 2.916839] uhci_hcd 0000:00:1d.0: supports USB remote wakeup [ 2.916879] uhci_hcd 0000:00:1d.0: irq 23, io base 0x0000c880 [ 2.918709] usb usb2: default language 0x0409 [ 2.918893] usb usb2: udev 1, busnum 2, minor = 128 [ 2.918896] usb usb2: New USB device found, idVendor=1d6b, idProduct=0001 [ 2.920394] usb usb2: New USB device strings: Mfr=3, Product=2, SerialNumber=1 [ 2.921882] usb usb2: Product: UHCI Host Controller [ 2.923382] usb usb2: Manufacturer: Linux 3.7.0-rc1-main uhci_hcd [ 2.924873] usb usb2: SerialNumber: 0000:00:1d.0 [ 2.927378] usb usb2: usb_probe_device [ 2.927382] usb usb2: configuration #1 chosen from 1 choice [ 2.927474] usb usb2: adding 2-0:1.0 (config #1, interface 0) [ 2.928013] hub 2-0:1.0: usb_probe_interface [ 2.928016] hub 2-0:1.0: usb_probe_interface - got id [ 2.928021] hub 2-0:1.0: USB hub found [ 2.929614] hub 2-0:1.0: 2 ports detected [ 2.931100] hub 2-0:1.0: standalone hub [ 2.931102] hub 2-0:1.0: no power switching (usb 1.0) [ 2.931104] hub 2-0:1.0: individual port over-current protection [ 2.931108] hub 2-0:1.0: power on to power good time: 2ms [ 2.931233] hub 2-0:1.0: local power source is good [ 2.931598] hub 2-0:1.0: trying to enable port power on non-switchable hub [ 2.932247] ehci_hcd 0000:00:1d.7: HS companion for 0000:00:1d.0 [ 2.932336] uhci_hcd 0000:00:1d.1: setting latency timer to 64 [ 2.932341] uhci_hcd 0000:00:1d.1: UHCI Host Controller [ 2.933878] uhci_hcd 0000:00:1d.1: new USB bus registered, assigned bus number 3 [ 2.935404] uhci_hcd 0000:00:1d.1: detected 2 ports [ 2.936862] uhci_hcd 0000:00:1d.1: uhci_check_and_reset_hc: cmd = 0x0000 [ 2.936865] uhci_hcd 0000:00:1d.1: Performing full reset [ 2.936878] uhci_hcd 0000:00:1d.1: supports USB remote wakeup [ 2.936918] uhci_hcd 0000:00:1d.1: irq 19, io base 0x0000c800 [ 2.938667] usb usb3: default language 0x0409 [ 2.938851] usb usb3: udev 1, busnum 3, minor = 256 [ 2.938854] usb usb3: New USB device found, idVendor=1d6b, idProduct=0001 [ 2.940318] usb usb3: New USB device strings: Mfr=3, Product=2, SerialNumber=1 [ 2.941772] usb usb3: Product: UHCI Host Controller [ 2.943248] usb usb3: Manufacturer: Linux 3.7.0-rc1-main uhci_hcd [ 2.944724] usb usb3: SerialNumber: 0000:00:1d.1 [ 2.947264] usb usb3: usb_probe_device [ 2.947268] usb usb3: configuration #1 chosen from 1 choice [ 2.947390] usb usb3: adding 3-0:1.0 (config #1, interface 0) [ 2.947914] hub 3-0:1.0: usb_probe_interface [ 2.947917] hub 3-0:1.0: usb_probe_interface - got id [ 2.947922] hub 3-0:1.0: USB hub found [ 2.949496] hub 3-0:1.0: 2 ports detected [ 2.950985] hub 3-0:1.0: standalone hub [ 2.950987] hub 3-0:1.0: no power switching (usb 1.0) [ 2.950989] hub 3-0:1.0: individual port over-current protection [ 2.950993] hub 3-0:1.0: power on to power good time: 2ms [ 2.951114] hub 3-0:1.0: local power source is good [ 2.951487] hub 3-0:1.0: trying to enable port power on non-switchable hub [ 2.952114] ehci_hcd 0000:00:1d.7: HS companion for 0000:00:1d.1 [ 2.952201] uhci_hcd 0000:00:1d.2: setting latency timer to 64 [ 2.952205] uhci_hcd 0000:00:1d.2: UHCI Host Controller [ 2.953706] uhci_hcd 0000:00:1d.2: new USB bus registered, assigned bus number 4 [ 2.955323] uhci_hcd 0000:00:1d.2: detected 2 ports [ 2.956788] uhci_hcd 0000:00:1d.2: uhci_check_and_reset_hc: cmd = 0x0000 [ 2.956791] uhci_hcd 0000:00:1d.2: Performing full reset [ 2.956804] uhci_hcd 0000:00:1d.2: supports USB remote wakeup [ 2.956989] uhci_hcd 0000:00:1d.2: irq 18, io base 0x0000c480 [ 2.958740] usb usb4: default language 0x0409 [ 2.958921] usb usb4: udev 1, busnum 4, minor = 384 [ 2.958925] usb usb4: New USB device found, idVendor=1d6b, idProduct=0001 [ 2.960384] usb usb4: New USB device strings: Mfr=3, Product=2, SerialNumber=1 [ 2.961818] usb usb4: Product: UHCI Host Controller [ 2.963254] usb usb4: Manufacturer: Linux 3.7.0-rc1-main uhci_hcd [ 2.964689] usb usb4: SerialNumber: 0000:00:1d.2 [ 2.967140] usb usb4: usb_probe_device [ 2.967143] usb usb4: configuration #1 chosen from 1 choice [ 2.967250] usb usb4: adding 4-0:1.0 (config #1, interface 0) [ 2.967788] hub 4-0:1.0: usb_probe_interface [ 2.967791] hub 4-0:1.0: usb_probe_interface - got id [ 2.967796] hub 4-0:1.0: USB hub found [ 2.969340] hub 4-0:1.0: 2 ports detected [ 2.970740] hub 4-0:1.0: standalone hub [ 2.970743] hub 4-0:1.0: no power switching (usb 1.0) [ 2.970745] hub 4-0:1.0: individual port over-current protection [ 2.970749] hub 4-0:1.0: power on to power good time: 2ms [ 2.970863] hub 4-0:1.0: local power source is good [ 2.971211] hub 4-0:1.0: trying to enable port power on non-switchable hub [ 2.971802] ehci_hcd 0000:00:1d.7: HS companion for 0000:00:1d.2 [ 2.971883] uhci_hcd 0000:00:1d.3: setting latency timer to 64 [ 2.971887] uhci_hcd 0000:00:1d.3: UHCI Host Controller [ 2.973314] uhci_hcd 0000:00:1d.3: new USB bus registered, assigned bus number 5 [ 2.974705] uhci_hcd 0000:00:1d.3: detected 2 ports [ 2.976070] uhci_hcd 0000:00:1d.3: uhci_check_and_reset_hc: cmd = 0x0000 [ 2.976073] uhci_hcd 0000:00:1d.3: Performing full reset [ 2.976086] uhci_hcd 0000:00:1d.3: supports USB remote wakeup [ 2.976271] uhci_hcd 0000:00:1d.3: irq 16, io base 0x0000c400 [ 2.977916] usb usb5: default language 0x0409 [ 2.978110] usb usb5: udev 1, busnum 5, minor = 512 [ 2.978113] usb usb5: New USB device found, idVendor=1d6b, idProduct=0001 [ 2.979466] usb usb5: New USB device strings: Mfr=3, Product=2, SerialNumber=1 [ 2.980820] usb usb5: Product: UHCI Host Controller [ 2.982165] usb usb5: Manufacturer: Linux 3.7.0-rc1-main uhci_hcd [ 2.983492] usb usb5: SerialNumber: 0000:00:1d.3 [ 2.985829] usb usb5: usb_probe_device [ 2.985833] usb usb5: configuration #1 chosen from 1 choice [ 2.985950] usb usb5: adding 5-0:1.0 (config #1, interface 0) [ 2.986494] hub 5-0:1.0: usb_probe_interface [ 2.986497] hub 5-0:1.0: usb_probe_interface - got id [ 2.986502] hub 5-0:1.0: USB hub found [ 2.987909] hub 5-0:1.0: 2 ports detected [ 2.989229] hub 5-0:1.0: standalone hub [ 2.989231] hub 5-0:1.0: no power switching (usb 1.0) [ 2.989233] hub 5-0:1.0: individual port over-current protection [ 2.989237] hub 5-0:1.0: power on to power good time: 2ms [ 2.989350] hub 5-0:1.0: local power source is good [ 2.989698] hub 5-0:1.0: trying to enable port power on non-switchable hub [ 2.990433] ehci_hcd 0000:00:1d.7: HS companion for 0000:00:1d.3 [ 2.991286] usbcore: registered new interface driver cdc_acm [ 2.992570] cdc_acm: USB Abstract Control Model driver for USB modems and ISDN adapters [ 2.994142] usbcore: registered new interface driver uas [ 2.995420] Initializing USB Mass Storage driver... [ 2.997048] usbcore: registered new interface driver usb-storage [ 2.998327] USB Mass Storage support registered. [ 3.000812] i8042: PNP: No PS/2 controller found. Probing ports directly. [ 3.003198] serio: i8042 KBD port at 0x60,0x64 irq 1 [ 3.004604] serio: i8042 AUX port at 0x60,0x64 irq 12 [ 3.007350] mousedev: PS/2 mouse device common for all mice [ 3.009221] ehci_hcd 0000:00:1d.7: GetStatus port:2 status 001403 0 ACK POWER sig=k CSC CONNECT [ 3.009241] hub 1-0:1.0: port 2: status 0501 change 0001 [ 3.009329] ehci_hcd 0000:00:1d.7: GetStatus port:3 status 001803 0 ACK POWER sig=j CSC CONNECT [ 3.009347] hub 1-0:1.0: port 3: status 0501 change 0001 [ 3.009395] ehci_hcd 0000:00:1d.7: GetStatus port:4 status 001803 0 ACK POWER sig=j CSC CONNECT [ 3.009413] hub 1-0:1.0: port 4: status 0501 change 0001 [ 3.010878] rtc_cmos 00:03: RTC can wake from S4 [ 3.013325] rtc_cmos 00:03: rtc core: registered rtc_cmos as rtc0 [ 3.014679] rtc0: alarms up to one month, y3k, 114 bytes nvram, hpet irqs [ 3.016425] i801_smbus 0000:00:1f.3: SMBus using PCI Interrupt [ 3.020162] coretemp coretemp.0: Using relative temperature scale! [ 3.021533] coretemp coretemp.0: Using relative temperature scale! [ 3.022882] coretemp coretemp.0: Using relative temperature scale! [ 3.024195] coretemp coretemp.0: Using relative temperature scale! [ 3.025516] it87: Found IT8718F chip at 0xa10, revision 4 [ 3.026758] it87: VID is disabled (pins used for GPIO) [ 3.030667] it87_wdt: Chip IT8718 revision 4 initialized. timeout=60 sec (nowayout=0 testmode=0 exclusive=1 nogameport=0) [ 3.031537] uhci_hcd 0000:00:1d.0: port 2 portsc 008a,00 [ 3.032033] cpuidle: using governor ladder [ 3.033319] cpuidle: using governor menu [ 3.042697] usbcore: registered new interface driver usbhid [ 3.043992] usbhid: USB HID core driver [ 3.047461] snd_hda_intel 0000:00:1b.0: irq 42 for MSI/MSI-X [ 3.051532] uhci_hcd 0000:00:1d.1: port 1 portsc 008a,00 [ 3.051623] uhci_hcd 0000:00:1d.1: port 2 portsc 0082,00 [ 3.071912] hub 4-0:1.0: state 7 ports 2 chg 0000 evt 0000 [ 3.075651] TCP: cubic registered [ 3.076933] Initializing XFRM netlink socket [ 3.078282] NET: Registered protocol family 17 [ 3.084047] registered taskstats version 1 [ 3.087762] rtc_cmos 00:03: setting system clock to 2009-10-03 03:31:00 UTC (1254540660) [ 3.089125] hub 5-0:1.0: state 7 ports 2 chg 0000 evt 0000 [ 3.109136] hub 1-0:1.0: state 7 ports 8 chg 001c evt 0000 [ 3.109189] hub 1-0:1.0: port 2, status 0501, change 0000, 480 Mb/s [ 3.109294] ehci_hcd 0000:00:1d.7: port 2 low speed --> companion [ 3.124847] ALSA device list: [ 3.126142] #0: HDA Intel at 0xfe178000 irq 42 [ 3.127988] debug: unmapping init [mem 0xffffffff81a98000-0xffffffff81b22fff] [ 3.129338] Write protecting the kernel read-only data: 10240k [ 3.130833] Testing CPA: undo ffffffff81000000-ffffffff81a00000 [ 3.132319] Testing CPA: again [ 3.133771] debug: unmapping init [mem 0xffff8800015e1000-0xffff8800015fffff] [ 3.135126] debug: unmapping init [mem 0xffff880001896000-0xffff8800019fffff] [ 3.160062] ehci_hcd 0000:00:1d.7: GetStatus port:2 status 003002 0 ACK POWER OWNER sig=se0 CSC [ 3.160290] hub 1-0:1.0: port 3, status 0501, change 0000, 480 Mb/s [ 3.211330] ehci_hcd 0000:00:1d.7: port 3 full speed --> companion [ 3.211338] ehci_hcd 0000:00:1d.7: GetStatus port:3 status 003801 0 ACK POWER OWNER sig=j CONNECT [ 3.211360] hub 1-0:1.0: port 3 not reset yet, waiting 50ms [ 3.262080] ehci_hcd 0000:00:1d.7: GetStatus port:3 status 003002 0 ACK POWER OWNER sig=se0 CSC [ 3.262248] hub 1-0:1.0: port 4, status 0501, change 0000, 480 Mb/s [ 3.278592] dracut: dracut-018-60.git20120927.fc16 [ 3.313207] ehci_hcd 0000:00:1d.7: port 4 full speed --> companion [ 3.313214] ehci_hcd 0000:00:1d.7: GetStatus port:4 status 003801 0 ACK POWER OWNER sig=j CONNECT [ 3.313237] hub 1-0:1.0: port 4 not reset yet, waiting 50ms [ 3.333927] udevd[935]: starting version 173 [ 3.365074] ehci_hcd 0000:00:1d.7: GetStatus port:4 status 003002 0 ACK POWER OWNER sig=se0 CSC [ 3.365219] hub 1-0:1.0: state 7 ports 8 chg 0000 evt 001c [ 3.365239] ehci_hcd 0000:00:1d.7: GetStatus port:2 status 003002 0 ACK POWER OWNER sig=se0 CSC [ 3.365286] hub 1-0:1.0: port 2, status 0100, change 0001, 12 Mb/s [ 3.470317] hub 1-0:1.0: debounce: port 2: total 100ms stable 100ms status 0x100 [ 3.470344] ehci_hcd 0000:00:1d.7: GetStatus port:3 status 003002 0 ACK POWER OWNER sig=se0 CSC [ 3.470393] hub 1-0:1.0: port 3, status 0100, change 0001, 12 Mb/s [ 3.508932] dracut: Starting plymouth daemon [ 3.575079] hub 1-0:1.0: debounce: port 3: total 100ms stable 100ms status 0x100 [ 3.575102] ehci_hcd 0000:00:1d.7: GetStatus port:4 status 003002 0 ACK POWER OWNER sig=se0 CSC [ 3.575150] hub 1-0:1.0: port 4, status 0100, change 0001, 12 Mb/s [ 3.680061] hub 1-0:1.0: debounce: port 4: total 100ms stable 100ms status 0x100 [ 3.680074] hub 2-0:1.0: state 7 ports 2 chg 0000 evt 0004 [ 3.680099] uhci_hcd 0000:00:1d.0: port 2 portsc 01a3,00 [ 3.680152] hub 2-0:1.0: port 2, status 0301, change 0001, 1.5 Mb/s [ 3.745035] pcmcia_socket pcmcia_socket0: pccard: CardBus card inserted into slot 0 [ 3.746512] pci 0000:04:00.0: [168c:0013] type 00 class 0x028000 [ 3.746548] pci 0000:04:00.0: reg 10: [mem 0x00000000-0x0000ffff] [ 3.746737] pci 0000:04:00.0: BAR 0: assigned [mem 0xf4000000-0xf400ffff] [ 3.784081] hub 2-0:1.0: debounce: port 2: total 100ms stable 100ms status 0x301 [ 3.886080] usb 2-2: new low-speed USB device number 2 using uhci_hcd [ 4.003303] ata_id (1514) used greatest stack depth: 4336 bytes left [ 4.023974] ata_id (1535) used greatest stack depth: 3680 bytes left [ 4.033565] usb 2-2: skipped 1 descriptor after interface [ 4.033577] usb 2-2: skipped 1 descriptor after interface [ 4.038548] usb 2-2: default language 0x0409 [ 4.055566] usb 2-2: udev 2, busnum 2, minor = 129 [ 4.055571] usb 2-2: New USB device found, idVendor=046d, idProduct=c312 [ 4.057321] usb 2-2: New USB device strings: Mfr=1, Product=2, SerialNumber=0 [ 4.058889] usb 2-2: Product: USB Multimedia Keyboard [ 4.060467] usb 2-2: Manufacturer: BTC [ 4.067513] usb 2-2: usb_probe_device [ 4.067519] usb 2-2: configuration #1 chosen from 1 choice [ 4.070722] usb 2-2: adding 2-2:1.0 (config #1, interface 0) [ 4.074825] usbhid 2-2:1.0: usb_probe_interface [ 4.074830] usbhid 2-2:1.0: usb_probe_interface - got id [ 4.096971] input: BTC USB Multimedia Keyboard as /devices/pci0000:00/0000:00:1d.0/usb2/2-2/2-2:1.0/input/input2 [ 4.098881] uhci_hcd 0000:00:1d.0: reserve dev 2 ep81-INT, period 8, phase 4, 118 us [ 4.103297] hid-generic 0003:046D:C312.0001: input,hidraw0: USB HID v1.10 Keyboard [BTC USB Multimedia Keyboard] on usb-0000:00:1d.0-2/input0 [ 4.105331] usb 2-2: adding 2-2:1.1 (config #1, interface 1) [ 4.109661] usbhid 2-2:1.1: usb_probe_interface [ 4.109666] usbhid 2-2:1.1: usb_probe_interface - got id [ 4.154661] input: BTC USB Multimedia Keyboard as /devices/pci0000:00/0000:00:1d.0/usb2/2-2/2-2:1.1/input/input3 [ 4.154724] uhci_hcd 0000:00:1d.0: reserve dev 2 ep82-INT, period 8, phase 4, 118 us [ 4.156057] usbhid 2-2:1.1: looking for a minor, starting at 0 [ 4.157984] hid-generic 0003:046D:C312.0002: input,hiddev0,hidraw1: USB HID v1.10 Device [BTC USB Multimedia Keyboard] on usb-0000:00:1d.0-2/input1 [ 4.158484] hub 3-0:1.0: state 7 ports 2 chg 0000 evt 0006 [ 4.158509] uhci_hcd 0000:00:1d.1: port 1 portsc 0093,00 [ 4.158558] hub 3-0:1.0: port 1, status 0101, change 0001, 12 Mb/s [ 4.204034] usb usb4: suspend_rh (auto-stop) [ 4.204062] usb usb5: suspend_rh (auto-stop) [ 4.263069] hub 3-0:1.0: debounce: port 1: total 100ms stable 100ms status 0x101 [ 4.264520] EXT4-fs (sda1): mounted filesystem with ordered data mode. Opts: (null) [ 4.337850] dracut: Checking ext4: /dev/disk/by-uuid/69ea49b8-e1c0-494e-a5b2-3e0f4850decf [ 4.339702] dracut: issuing e2fsck -a /dev/disk/by-uuid/69ea49b8-e1c0-494e-a5b2-3e0f4850decf [ 4.358998] dracut: /dev/disk/by-uuid/69ea49b8-e1c0-494e-a5b2-3e0f4850decf: clean, 1698284/4505600 files, 10113788/18001664 blocks [ 4.362277] dracut: Remounting /dev/disk/by-uuid/69ea49b8-e1c0-494e-a5b2-3e0f4850decf with -o ro [ 4.365077] usb 3-1: new full-speed USB device number 2 using uhci_hcd [ 4.413930] EXT4-fs (sda1): mounted filesystem with ordered data mode. Opts: (null) [ 4.431801] dracut: Mounted root filesystem /dev/sda1 [ 4.479287] readlink (1698) used greatest stack depth: 3216 bytes left [ 4.487137] usb 3-1: ep0 maxpacket = 8 [ 4.519559] usb 3-1: skipped 1 descriptor after interface [ 4.519571] usb 3-1: skipped 1 descriptor after interface [ 4.519581] usb 3-1: skipped 1 descriptor after interface [ 4.524533] usb 3-1: default language 0x0409 [ 4.539549] usb 3-1: udev 2, busnum 3, minor = 257 [ 4.539554] usb 3-1: New USB device found, idVendor=046d, idProduct=c52b [ 4.541528] usb 3-1: New USB device strings: Mfr=1, Product=2, SerialNumber=0 [ 4.543338] usb 3-1: Product: USB Receiver [ 4.545101] usb 3-1: Manufacturer: Logitech [ 4.546147] dracut: Switching root [ 4.549364] usb 3-1: usb_probe_device [ 4.549368] usb 3-1: configuration #1 chosen from 1 choice [ 4.554558] usb 3-1: adding 3-1:1.0 (config #1, interface 0) [ 4.555174] usbhid 3-1:1.0: usb_probe_interface [ 4.555178] usbhid 3-1:1.0: usb_probe_interface - got id [ 4.558018] usb 3-1: adding 3-1:1.1 (config #1, interface 1) [ 4.558494] usbhid 3-1:1.1: usb_probe_interface [ 4.558497] usbhid 3-1:1.1: usb_probe_interface - got id [ 4.562827] usb 3-1: adding 3-1:1.2 (config #1, interface 2) [ 4.563571] usbhid 3-1:1.2: usb_probe_interface [ 4.563574] usbhid 3-1:1.2: usb_probe_interface - got id [ 4.573730] usbhid 3-1:1.2: looking for a minor, starting at 0 [ 4.575717] logitech-djreceiver 0003:046D:C52B.0005: hiddev0,hidraw2: USB HID v1.11 Device [Logitech USB Receiver] on usb-0000:00:1d.1-1/input2 [ 4.578588] uhci_hcd 0000:00:1d.1: reserve dev 2 ep83-INT, period 2, phase 1, 36 us [ 4.580028] uhci_hcd 0000:00:1d.1: port 2 portsc 0093,00 [ 4.580079] hub 3-0:1.0: port 2, status 0101, change 0001, 12 Mb/s [ 4.583140] input: Logitech Unifying Device. Wireless PID:101b as /devices/pci0000:00/0000:00:1d.1/usb3/3-1/3-1:1.2/0003:046D:C52B.0005/input/input4 [ 4.587588] logitech-djdevice 0003:046D:C52B.0006: input,hidraw3: USB HID v1.11 Mouse [Logitech Unifying Device. Wireless PID:101b] on usb-0000:00:1d.1-1:1 [ 4.677344] systemd[1]: systemd 37 running in system mode. (+PAM +LIBWRAP +AUDIT +SELINUX +SYSVINIT +LIBCRYPTSETUP; fedora) [ 4.684100] hub 3-0:1.0: debounce: port 2: total 100ms stable 100ms status 0x101 [ 4.718628] systemd[1]: /sbin/modprobe failed with error code 1. [ 4.723497] systemd[1]: Set hostname to . [ 4.787070] usb 3-2: new full-speed USB device number 3 using uhci_hcd [ 5.052378] systemd-readahead-replay[1727]: Bumped block_nr parameter of 259:0 to 16384. This is a temporary hack and should be removed one day. [ 5.095632] mount (1730) used greatest stack depth: 2848 bytes left [ 5.178402] udevd[1738]: starting version 173 [ 5.344772] EXT4-fs (sda1): re-mounted. Opts: (null) [ 5.803553] mtp-probe[2132]: checking bus 2, device 2: "/sys/devices/pci0000:00/0000:00:1d.0/usb2/2-2" [ 5.841199] mtp-probe[2132]: bus: 2, device: 2 was not an MTP device [ 5.899587] cfg80211: Calling CRDA to update world regulatory domain [ 5.909663] pcmcia_socket pcmcia_socket0: cs: memory probe 0x0c0000-0x0fffff: [ 5.912136] excluding 0xc0000-0xcffff 0xe0000-0xfffff [ 5.936835] pcmcia_socket pcmcia_socket0: cs: memory probe 0xa0000000-0xa0ffffff: [ 5.939735] excluding 0xa0000000-0xa0ffffff [ 5.949460] pcmcia_socket pcmcia_socket0: cs: memory probe 0x60000000-0x60ffffff: [ 5.959422] excluding 0x60000000-0x60ffffff [ 6.088750] cfg80211: World regulatory domain updated: [ 6.090386] cfg80211: (start_freq - end_freq @ bandwidth), (max_antenna_gain, max_eirp) [ 6.092140] cfg80211: (2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.093669] cfg80211: (2457000 KHz - 2482000 KHz @ 20000 KHz), (300 mBi, 2000 mBm) [ 6.095420] cfg80211: (2474000 KHz - 2494000 KHz @ 20000 KHz), (300 mBi, 2000 mBm) [ 6.096974] cfg80211: (5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.098695] cfg80211: (5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.102234] ath5k 0000:03:08.0: registered as 'phy0' [ 6.348558] usb 3-2: skipped 7 descriptors after interface [ 6.348564] usb 3-2: skipped 2 descriptors after interface [ 6.348573] usb 3-2: skipped 1 descriptor after endpoint [ 6.348576] usb 3-2: skipped 2 descriptors after interface [ 6.348585] usb 3-2: skipped 1 descriptor after endpoint [ 6.348588] usb 3-2: skipped 1 descriptor after interface [ 6.353924] usb 3-2: default language 0x0409 [ 6.362594] usb 3-2: udev 3, busnum 3, minor = 258 [ 6.362599] usb 3-2: New USB device found, idVendor=046d, idProduct=0a1f [ 6.364285] usb 3-2: New USB device strings: Mfr=1, Product=2, SerialNumber=0 [ 6.365697] usb 3-2: Product: Logitech G930 Headset [ 6.367149] usb 3-2: Manufacturer: Logitech [ 6.372766] usb 3-2: usb_probe_device [ 6.372772] usb 3-2: configuration #1 chosen from 1 choice [ 6.375603] usb 3-2: adding 3-2:1.0 (config #1, interface 0) [ 6.379314] usb 3-2: adding 3-2:1.1 (config #1, interface 1) [ 6.380862] usb 3-2: adding 3-2:1.2 (config #1, interface 2) [ 6.381929] usb 3-2: adding 3-2:1.3 (config #1, interface 3) [ 6.387937] usbhid 3-2:1.3: usb_probe_interface [ 6.387942] usbhid 3-2:1.3: usb_probe_interface - got id [ 6.402143] input: Logitech Logitech G930 Headset as /devices/pci0000:00/0000:00:1d.1/usb3/3-2/3-2:1.3/input/input5 [ 6.403613] uhci_hcd 0000:00:1d.1: reserve dev 3 ep83-INT, period 8, phase 4, 17 us [ 6.404780] usbhid 3-2:1.3: looking for a minor, starting at 0 [ 6.406773] hid-generic 0003:046D:0A1F.0007: input,hiddev0,hidraw4: USB HID v1.01 Device [Logitech Logitech G930 Headset] on usb-0000:00:1d.1-2/input3 [ 6.408620] hub 3-0:1.0: state 7 ports 2 chg 0000 evt 0000 [ 6.435798] mtp-probe[2513]: checking bus 3, device 2: "/sys/devices/pci0000:00/0000:00:1d.1/usb3/3-1" [ 6.439780] mtp-probe[2514]: checking bus 3, device 3: "/sys/devices/pci0000:00/0000:00:1d.1/usb3/3-2" [ 6.443243] mtp-probe[2514]: bus: 3, device: 3 was not an MTP device [ 6.468527] mtp-probe[2513]: bus: 3, device: 2 was not an MTP device [ 6.490511] Adding 6142972k swap on /dev/sda2. Priority:0 extents:1 across:6142972k SS [ 6.523270] snd-usb-audio 3-2:1.0: usb_probe_interface [ 6.523278] snd-usb-audio 3-2:1.0: usb_probe_interface - got id [ 6.552429] usbcore: registered new interface driver snd-usb-audio [ 6.763753] ath: EEPROM regdomain: 0x0 [ 6.763757] ath: EEPROM indicates default country code should be used [ 6.763760] ath: doing EEPROM country->regdmn map search [ 6.763764] ath: country maps to regdmn code: 0x3a [ 6.763766] ath: Country alpha2 being used: US [ 6.763769] ath: Regpair used: 0x3a [ 6.763817] cfg80211: Updating information on frequency 2412 MHz for a 20 MHz width channel with regulatory rule: [ 6.763820] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 6.763822] cfg80211: Updating information on frequency 2417 MHz for a 20 MHz width channel with regulatory rule: [ 6.763827] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 6.763829] cfg80211: Updating information on frequency 2422 MHz for a 20 MHz width channel with regulatory rule: [ 6.763831] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 6.763833] cfg80211: Updating information on frequency 2427 MHz for a 20 MHz width channel with regulatory rule: [ 6.763836] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 6.763838] cfg80211: Updating information on frequency 2432 MHz for a 20 MHz width channel with regulatory rule: [ 6.763840] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 6.763842] cfg80211: Updating information on frequency 2437 MHz for a 20 MHz width channel with regulatory rule: [ 6.763844] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 6.763846] cfg80211: Updating information on frequency 2442 MHz for a 20 MHz width channel with regulatory rule: [ 6.763848] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 6.763850] cfg80211: Updating information on frequency 2447 MHz for a 20 MHz width channel with regulatory rule: [ 6.763853] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 6.763855] cfg80211: Updating information on frequency 2452 MHz for a 20 MHz width channel with regulatory rule: [ 6.763857] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 6.763859] cfg80211: Updating information on frequency 2457 MHz for a 20 MHz width channel with regulatory rule: [ 6.763861] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 6.763863] cfg80211: Updating information on frequency 2462 MHz for a 20 MHz width channel with regulatory rule: [ 6.763865] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 6.763867] cfg80211: Disabling freq 2467 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763869] cfg80211: Disabling freq 2472 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763871] cfg80211: Disabling freq 2484 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763873] cfg80211: Disabling freq 5040 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763875] cfg80211: Disabling freq 5060 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763877] cfg80211: Disabling freq 5080 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763879] cfg80211: Updating information on frequency 5180 MHz for a 20 MHz width channel with regulatory rule: [ 6.763881] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 6.763883] cfg80211: Updating information on frequency 5200 MHz for a 20 MHz width channel with regulatory rule: [ 6.763885] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 6.763887] cfg80211: Updating information on frequency 5220 MHz for a 20 MHz width channel with regulatory rule: [ 6.763890] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 6.763891] cfg80211: Updating information on frequency 5240 MHz for a 20 MHz width channel with regulatory rule: [ 6.763894] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 6.763896] cfg80211: Updating information on frequency 5260 MHz for a 20 MHz width channel with regulatory rule: [ 6.763898] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 6.763900] cfg80211: Updating information on frequency 5280 MHz for a 20 MHz width channel with regulatory rule: [ 6.763902] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 6.763904] cfg80211: Updating information on frequency 5300 MHz for a 20 MHz width channel with regulatory rule: [ 6.763906] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 6.763908] cfg80211: Updating information on frequency 5320 MHz for a 20 MHz width channel with regulatory rule: [ 6.763911] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 6.763913] cfg80211: Disabling freq 5500 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763914] cfg80211: Disabling freq 5520 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763916] cfg80211: Disabling freq 5540 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763918] cfg80211: Disabling freq 5560 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763920] cfg80211: Disabling freq 5580 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763922] cfg80211: Disabling freq 5600 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763924] cfg80211: Disabling freq 5620 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763926] cfg80211: Disabling freq 5640 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763928] cfg80211: Disabling freq 5660 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763929] cfg80211: Disabling freq 5680 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763931] cfg80211: Disabling freq 5700 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 6.763933] cfg80211: Updating information on frequency 5745 MHz for a 20 MHz width channel with regulatory rule: [ 6.763936] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 6.763938] cfg80211: Updating information on frequency 5765 MHz for a 20 MHz width channel with regulatory rule: [ 6.763940] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 6.763942] cfg80211: Updating information on frequency 5785 MHz for a 20 MHz width channel with regulatory rule: [ 6.763944] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 6.763946] cfg80211: Updating information on frequency 5805 MHz for a 20 MHz width channel with regulatory rule: [ 6.763948] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 6.763950] cfg80211: Updating information on frequency 5825 MHz for a 20 MHz width channel with regulatory rule: [ 6.763953] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 6.765948] cfg80211: Updating information on frequency 2412 MHz for a 20 MHz width channel with regulatory rule: [ 6.765952] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.765954] cfg80211: Updating information on frequency 2417 MHz for a 20 MHz width channel with regulatory rule: [ 6.765957] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.765959] cfg80211: Updating information on frequency 2422 MHz for a 20 MHz width channel with regulatory rule: [ 6.765961] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.765963] cfg80211: Updating information on frequency 2427 MHz for a 20 MHz width channel with regulatory rule: [ 6.765966] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.765968] cfg80211: Updating information on frequency 2432 MHz for a 20 MHz width channel with regulatory rule: [ 6.765970] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.765973] cfg80211: Updating information on frequency 2437 MHz for a 20 MHz width channel with regulatory rule: [ 6.765975] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.765977] cfg80211: Updating information on frequency 2442 MHz for a 20 MHz width channel with regulatory rule: [ 6.765980] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.765982] cfg80211: Updating information on frequency 2447 MHz for a 20 MHz width channel with regulatory rule: [ 6.765984] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.765986] cfg80211: Updating information on frequency 2452 MHz for a 20 MHz width channel with regulatory rule: [ 6.765989] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.765991] cfg80211: Updating information on frequency 2457 MHz for a 20 MHz width channel with regulatory rule: [ 6.765993] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.765995] cfg80211: Updating information on frequency 2462 MHz for a 20 MHz width channel with regulatory rule: [ 6.765998] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.766000] cfg80211: Updating information on frequency 2467 MHz for a 20 MHz width channel with regulatory rule: [ 6.766002] cfg80211: 2457000 KHz - 2482000 KHz @ 20000 KHz), (300 mBi, 2000 mBm) [ 6.766005] cfg80211: Updating information on frequency 2472 MHz for a 20 MHz width channel with regulatory rule: [ 6.766027] cfg80211: 2457000 KHz - 2482000 KHz @ 20000 KHz), (300 mBi, 2000 mBm) [ 6.766030] cfg80211: Updating information on frequency 2484 MHz for a 20 MHz width channel with regulatory rule: [ 6.766032] cfg80211: 2474000 KHz - 2494000 KHz @ 20000 KHz), (300 mBi, 2000 mBm) [ 6.766034] cfg80211: Disabling freq 5040 MHz [ 6.766036] cfg80211: Disabling freq 5060 MHz [ 6.766038] cfg80211: Disabling freq 5080 MHz [ 6.766041] cfg80211: Updating information on frequency 5180 MHz for a 20 MHz width channel with regulatory rule: [ 6.766043] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.766045] cfg80211: Updating information on frequency 5200 MHz for a 20 MHz width channel with regulatory rule: [ 6.766048] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.766050] cfg80211: Updating information on frequency 5220 MHz for a 20 MHz width channel with regulatory rule: [ 6.766052] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.766055] cfg80211: Updating information on frequency 5240 MHz for a 20 MHz width channel with regulatory rule: [ 6.766057] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.766061] cfg80211: Disabling freq 5260 MHz [ 6.766063] cfg80211: Disabling freq 5280 MHz [ 6.766065] cfg80211: Disabling freq 5300 MHz [ 6.766067] cfg80211: Disabling freq 5320 MHz [ 6.766069] cfg80211: Disabling freq 5500 MHz [ 6.766070] cfg80211: Disabling freq 5520 MHz [ 6.766072] cfg80211: Disabling freq 5540 MHz [ 6.766074] cfg80211: Disabling freq 5560 MHz [ 6.766076] cfg80211: Disabling freq 5580 MHz [ 6.766077] cfg80211: Disabling freq 5600 MHz [ 6.766079] cfg80211: Disabling freq 5620 MHz [ 6.766081] cfg80211: Disabling freq 5640 MHz [ 6.766083] cfg80211: Disabling freq 5660 MHz [ 6.766084] cfg80211: Disabling freq 5680 MHz [ 6.766086] cfg80211: Disabling freq 5700 MHz [ 6.766088] cfg80211: Updating information on frequency 5745 MHz for a 20 MHz width channel with regulatory rule: [ 6.766091] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.766093] cfg80211: Updating information on frequency 5765 MHz for a 20 MHz width channel with regulatory rule: [ 6.766095] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.766097] cfg80211: Updating information on frequency 5785 MHz for a 20 MHz width channel with regulatory rule: [ 6.766100] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.766102] cfg80211: Updating information on frequency 5805 MHz for a 20 MHz width channel with regulatory rule: [ 6.766104] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.766107] cfg80211: Updating information on frequency 5825 MHz for a 20 MHz width channel with regulatory rule: [ 6.766109] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.770791] ieee80211 phy0: Selected rate control algorithm 'minstrel_ht' [ 6.778210] cfg80211: Calling CRDA for country: US [ 6.780136] ath5k: phy0: Atheros AR5213A chip found (MAC: 0x59, PHY: 0x43) [ 6.781784] ath5k: phy0: RF5112B multiband radio found (0x36) [ 6.784826] ath5k 0000:03:09.0: registered as 'phy1' [ 6.796812] cfg80211: Updating information on frequency 2412 MHz for a 20 MHz width channel with regulatory rule: [ 6.796816] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 6.796819] cfg80211: Updating information on frequency 2417 MHz for a 20 MHz width channel with regulatory rule: [ 6.796821] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 6.796823] cfg80211: Updating information on frequency 2422 MHz for a 20 MHz width channel with regulatory rule: [ 6.796826] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 6.796828] cfg80211: Updating information on frequency 2427 MHz for a 20 MHz width channel with regulatory rule: [ 6.796831] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 6.796833] cfg80211: Updating information on frequency 2432 MHz for a 20 MHz width channel with regulatory rule: [ 6.796835] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 6.796837] cfg80211: Updating information on frequency 2437 MHz for a 20 MHz width channel with regulatory rule: [ 6.796839] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 6.796842] cfg80211: Updating information on frequency 2442 MHz for a 20 MHz width channel with regulatory rule: [ 6.796844] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 6.796846] cfg80211: Updating information on frequency 2447 MHz for a 20 MHz width channel with regulatory rule: [ 6.796848] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 6.796851] cfg80211: Updating information on frequency 2452 MHz for a 20 MHz width channel with regulatory rule: [ 6.796853] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 6.796855] cfg80211: Updating information on frequency 2457 MHz for a 20 MHz width channel with regulatory rule: [ 6.796857] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 6.796859] cfg80211: Updating information on frequency 2462 MHz for a 20 MHz width channel with regulatory rule: [ 6.796862] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 6.796864] cfg80211: Disabling freq 2467 MHz [ 6.796866] cfg80211: Disabling freq 2472 MHz [ 6.796867] cfg80211: Disabling freq 2484 MHz [ 6.796869] cfg80211: Disabling freq 5040 MHz [ 6.796871] cfg80211: Disabling freq 5060 MHz [ 6.796873] cfg80211: Disabling freq 5080 MHz [ 6.796875] cfg80211: Updating information on frequency 5180 MHz for a 20 MHz width channel with regulatory rule: [ 6.796877] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 6.796879] cfg80211: Updating information on frequency 5200 MHz for a 20 MHz width channel with regulatory rule: [ 6.796881] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 6.796884] cfg80211: Updating information on frequency 5220 MHz for a 20 MHz width channel with regulatory rule: [ 6.796886] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 6.796888] cfg80211: Updating information on frequency 5240 MHz for a 20 MHz width channel with regulatory rule: [ 6.796890] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 6.796893] cfg80211: Updating information on frequency 5260 MHz for a 20 MHz width channel with regulatory rule: [ 6.796895] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.796897] cfg80211: Updating information on frequency 5280 MHz for a 20 MHz width channel with regulatory rule: [ 6.796899] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.796902] cfg80211: Updating information on frequency 5300 MHz for a 20 MHz width channel with regulatory rule: [ 6.796904] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.796906] cfg80211: Updating information on frequency 5320 MHz for a 20 MHz width channel with regulatory rule: [ 6.796909] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.796911] cfg80211: Updating information on frequency 5500 MHz for a 20 MHz width channel with regulatory rule: [ 6.796913] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.796915] cfg80211: Updating information on frequency 5520 MHz for a 20 MHz width channel with regulatory rule: [ 6.796918] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.796920] cfg80211: Updating information on frequency 5540 MHz for a 20 MHz width channel with regulatory rule: [ 6.796922] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.796925] cfg80211: Updating information on frequency 5560 MHz for a 20 MHz width channel with regulatory rule: [ 6.796927] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.796929] cfg80211: Updating information on frequency 5580 MHz for a 20 MHz width channel with regulatory rule: [ 6.796932] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.796934] cfg80211: Disabling freq 5600 MHz [ 6.796935] cfg80211: Disabling freq 5620 MHz [ 6.796937] cfg80211: Disabling freq 5640 MHz [ 6.796939] cfg80211: Updating information on frequency 5660 MHz for a 20 MHz width channel with regulatory rule: [ 6.796942] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.796944] cfg80211: Updating information on frequency 5680 MHz for a 20 MHz width channel with regulatory rule: [ 6.796946] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.796949] cfg80211: Updating information on frequency 5700 MHz for a 20 MHz width channel with regulatory rule: [ 6.796951] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.796953] cfg80211: Updating information on frequency 5745 MHz for a 20 MHz width channel with regulatory rule: [ 6.796956] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 6.796958] cfg80211: Updating information on frequency 5765 MHz for a 20 MHz width channel with regulatory rule: [ 6.796960] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 6.796963] cfg80211: Updating information on frequency 5785 MHz for a 20 MHz width channel with regulatory rule: [ 6.796965] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 6.796967] cfg80211: Updating information on frequency 5805 MHz for a 20 MHz width channel with regulatory rule: [ 6.796970] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 6.796972] cfg80211: Updating information on frequency 5825 MHz for a 20 MHz width channel with regulatory rule: [ 6.796974] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 6.796982] cfg80211: Regulatory domain changed to country: US [ 6.798500] cfg80211: (start_freq - end_freq @ bandwidth), (max_antenna_gain, max_eirp) [ 6.800033] cfg80211: (2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 6.801565] cfg80211: (5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 6.803081] cfg80211: (5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.804615] cfg80211: (5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.806123] cfg80211: (5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 6.807614] cfg80211: (5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 7.279105] ath: EEPROM regdomain: 0x0 [ 7.279109] ath: EEPROM indicates default country code should be used [ 7.279111] ath: doing EEPROM country->regdmn map search [ 7.279115] ath: country maps to regdmn code: 0x3a [ 7.279117] ath: Country alpha2 being used: US [ 7.279119] ath: Regpair used: 0x3a [ 7.279126] cfg80211: Updating information on frequency 2412 MHz for a 20 MHz width channel with regulatory rule: [ 7.279130] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.279133] cfg80211: Updating information on frequency 2417 MHz for a 20 MHz width channel with regulatory rule: [ 7.279136] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.279139] cfg80211: Updating information on frequency 2422 MHz for a 20 MHz width channel with regulatory rule: [ 7.279143] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.279146] cfg80211: Updating information on frequency 2427 MHz for a 20 MHz width channel with regulatory rule: [ 7.279149] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.279152] cfg80211: Updating information on frequency 2432 MHz for a 20 MHz width channel with regulatory rule: [ 7.279155] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.279158] cfg80211: Updating information on frequency 2437 MHz for a 20 MHz width channel with regulatory rule: [ 7.279162] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.279164] cfg80211: Updating information on frequency 2442 MHz for a 20 MHz width channel with regulatory rule: [ 7.279168] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.279171] cfg80211: Updating information on frequency 2447 MHz for a 20 MHz width channel with regulatory rule: [ 7.279174] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.279177] cfg80211: Updating information on frequency 2452 MHz for a 20 MHz width channel with regulatory rule: [ 7.279180] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.279183] cfg80211: Updating information on frequency 2457 MHz for a 20 MHz width channel with regulatory rule: [ 7.279187] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.279190] cfg80211: Updating information on frequency 2462 MHz for a 20 MHz width channel with regulatory rule: [ 7.279193] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.279196] cfg80211: Disabling freq 2467 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279199] cfg80211: Disabling freq 2472 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279202] cfg80211: Disabling freq 2484 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279204] cfg80211: Disabling freq 5040 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279207] cfg80211: Disabling freq 5060 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279210] cfg80211: Disabling freq 5080 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279213] cfg80211: Updating information on frequency 5180 MHz for a 20 MHz width channel with regulatory rule: [ 7.279216] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.279219] cfg80211: Updating information on frequency 5200 MHz for a 20 MHz width channel with regulatory rule: [ 7.279223] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.279226] cfg80211: Updating information on frequency 5220 MHz for a 20 MHz width channel with regulatory rule: [ 7.279229] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.279232] cfg80211: Updating information on frequency 5240 MHz for a 20 MHz width channel with regulatory rule: [ 7.279235] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.279238] cfg80211: Updating information on frequency 5260 MHz for a 20 MHz width channel with regulatory rule: [ 7.279242] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.279244] cfg80211: Updating information on frequency 5280 MHz for a 20 MHz width channel with regulatory rule: [ 7.279248] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.279251] cfg80211: Updating information on frequency 5300 MHz for a 20 MHz width channel with regulatory rule: [ 7.279254] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.279257] cfg80211: Updating information on frequency 5320 MHz for a 20 MHz width channel with regulatory rule: [ 7.279261] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.279264] cfg80211: Disabling freq 5500 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279266] cfg80211: Disabling freq 5520 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279269] cfg80211: Disabling freq 5540 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279272] cfg80211: Disabling freq 5560 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279275] cfg80211: Disabling freq 5580 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279278] cfg80211: Disabling freq 5600 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279280] cfg80211: Disabling freq 5620 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279283] cfg80211: Disabling freq 5640 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279286] cfg80211: Disabling freq 5660 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279289] cfg80211: Disabling freq 5680 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279291] cfg80211: Disabling freq 5700 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.279294] cfg80211: Updating information on frequency 5745 MHz for a 20 MHz width channel with regulatory rule: [ 7.279298] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.279301] cfg80211: Updating information on frequency 5765 MHz for a 20 MHz width channel with regulatory rule: [ 7.279304] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.279307] cfg80211: Updating information on frequency 5785 MHz for a 20 MHz width channel with regulatory rule: [ 7.279311] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.279314] cfg80211: Updating information on frequency 5805 MHz for a 20 MHz width channel with regulatory rule: [ 7.279317] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.279325] cfg80211: Updating information on frequency 5825 MHz for a 20 MHz width channel with regulatory rule: [ 7.279327] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.280305] cfg80211: Ignoring regulatory request Set by core since the driver requires its own regulatory domain to be set first [ 7.283418] ieee80211 phy1: Selected rate control algorithm 'minstrel_ht' [ 7.289079] cfg80211: Updating information on frequency 2412 MHz for a 20 MHz width channel with regulatory rule: [ 7.289082] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.289085] cfg80211: Updating information on frequency 2417 MHz for a 20 MHz width channel with regulatory rule: [ 7.289087] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.289089] cfg80211: Updating information on frequency 2422 MHz for a 20 MHz width channel with regulatory rule: [ 7.289092] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.289094] cfg80211: Updating information on frequency 2427 MHz for a 20 MHz width channel with regulatory rule: [ 7.289096] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.289099] cfg80211: Updating information on frequency 2432 MHz for a 20 MHz width channel with regulatory rule: [ 7.289101] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.289103] cfg80211: Updating information on frequency 2437 MHz for a 20 MHz width channel with regulatory rule: [ 7.289106] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.289108] cfg80211: Updating information on frequency 2442 MHz for a 20 MHz width channel with regulatory rule: [ 7.289110] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.289112] cfg80211: Updating information on frequency 2447 MHz for a 20 MHz width channel with regulatory rule: [ 7.289115] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.289117] cfg80211: Updating information on frequency 2452 MHz for a 20 MHz width channel with regulatory rule: [ 7.289120] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.289122] cfg80211: Updating information on frequency 2457 MHz for a 20 MHz width channel with regulatory rule: [ 7.289124] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.289127] cfg80211: Updating information on frequency 2462 MHz for a 20 MHz width channel with regulatory rule: [ 7.289129] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.289131] cfg80211: Disabling freq 2467 MHz [ 7.289133] cfg80211: Disabling freq 2472 MHz [ 7.289135] cfg80211: Disabling freq 2484 MHz [ 7.289137] cfg80211: Disabling freq 5040 MHz [ 7.289138] cfg80211: Disabling freq 5060 MHz [ 7.289140] cfg80211: Disabling freq 5080 MHz [ 7.289142] cfg80211: Updating information on frequency 5180 MHz for a 20 MHz width channel with regulatory rule: [ 7.289145] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 7.289147] cfg80211: Updating information on frequency 5200 MHz for a 20 MHz width channel with regulatory rule: [ 7.289149] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 7.289152] cfg80211: Updating information on frequency 5220 MHz for a 20 MHz width channel with regulatory rule: [ 7.289154] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 7.289156] cfg80211: Updating information on frequency 5240 MHz for a 20 MHz width channel with regulatory rule: [ 7.289159] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 7.289161] cfg80211: Updating information on frequency 5260 MHz for a 20 MHz width channel with regulatory rule: [ 7.289163] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.289166] cfg80211: Updating information on frequency 5280 MHz for a 20 MHz width channel with regulatory rule: [ 7.289168] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.289170] cfg80211: Updating information on frequency 5300 MHz for a 20 MHz width channel with regulatory rule: [ 7.289172] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.289175] cfg80211: Updating information on frequency 5320 MHz for a 20 MHz width channel with regulatory rule: [ 7.289177] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.289179] cfg80211: Updating information on frequency 5500 MHz for a 20 MHz width channel with regulatory rule: [ 7.289182] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.289184] cfg80211: Updating information on frequency 5520 MHz for a 20 MHz width channel with regulatory rule: [ 7.289186] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.289189] cfg80211: Updating information on frequency 5540 MHz for a 20 MHz width channel with regulatory rule: [ 7.289191] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.289193] cfg80211: Updating information on frequency 5560 MHz for a 20 MHz width channel with regulatory rule: [ 7.289196] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.289198] cfg80211: Updating information on frequency 5580 MHz for a 20 MHz width channel with regulatory rule: [ 7.289200] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.289202] cfg80211: Disabling freq 5600 MHz [ 7.289204] cfg80211: Disabling freq 5620 MHz [ 7.289206] cfg80211: Disabling freq 5640 MHz [ 7.289208] cfg80211: Updating information on frequency 5660 MHz for a 20 MHz width channel with regulatory rule: [ 7.289210] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.289213] cfg80211: Updating information on frequency 5680 MHz for a 20 MHz width channel with regulatory rule: [ 7.289215] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.289217] cfg80211: Updating information on frequency 5700 MHz for a 20 MHz width channel with regulatory rule: [ 7.289220] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.289222] cfg80211: Updating information on frequency 5745 MHz for a 20 MHz width channel with regulatory rule: [ 7.289224] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 7.289227] cfg80211: Updating information on frequency 5765 MHz for a 20 MHz width channel with regulatory rule: [ 7.289229] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 7.289231] cfg80211: Updating information on frequency 5785 MHz for a 20 MHz width channel with regulatory rule: [ 7.289234] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 7.289236] cfg80211: Updating information on frequency 5805 MHz for a 20 MHz width channel with regulatory rule: [ 7.289238] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 7.289240] cfg80211: Updating information on frequency 5825 MHz for a 20 MHz width channel with regulatory rule: [ 7.289243] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 7.289451] ath5k: phy1: Atheros AR5213A chip found (MAC: 0x59, PHY: 0x43) [ 7.290952] ath5k: phy1: RF5112B multiband radio found (0x36) [ 7.293400] ath5k 0000:03:0b.0: registered as 'phy2' [ 7.785830] ath: EEPROM regdomain: 0x0 [ 7.785833] ath: EEPROM indicates default country code should be used [ 7.785834] ath: doing EEPROM country->regdmn map search [ 7.785836] ath: country maps to regdmn code: 0x3a [ 7.785838] ath: Country alpha2 being used: US [ 7.785840] ath: Regpair used: 0x3a [ 7.785844] cfg80211: Updating information on frequency 2412 MHz for a 20 MHz width channel with regulatory rule: [ 7.785846] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.785848] cfg80211: Updating information on frequency 2417 MHz for a 20 MHz width channel with regulatory rule: [ 7.785851] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.785853] cfg80211: Updating information on frequency 2422 MHz for a 20 MHz width channel with regulatory rule: [ 7.785855] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.785857] cfg80211: Updating information on frequency 2427 MHz for a 20 MHz width channel with regulatory rule: [ 7.785859] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.785861] cfg80211: Updating information on frequency 2432 MHz for a 20 MHz width channel with regulatory rule: [ 7.785863] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.785865] cfg80211: Updating information on frequency 2437 MHz for a 20 MHz width channel with regulatory rule: [ 7.785868] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.785870] cfg80211: Updating information on frequency 2442 MHz for a 20 MHz width channel with regulatory rule: [ 7.785872] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.785874] cfg80211: Updating information on frequency 2447 MHz for a 20 MHz width channel with regulatory rule: [ 7.785876] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.785878] cfg80211: Updating information on frequency 2452 MHz for a 20 MHz width channel with regulatory rule: [ 7.785881] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.785883] cfg80211: Updating information on frequency 2457 MHz for a 20 MHz width channel with regulatory rule: [ 7.785885] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.785887] cfg80211: Updating information on frequency 2462 MHz for a 20 MHz width channel with regulatory rule: [ 7.785889] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 7.785891] cfg80211: Disabling freq 2467 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785893] cfg80211: Disabling freq 2472 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785895] cfg80211: Disabling freq 2484 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785897] cfg80211: Disabling freq 5040 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785899] cfg80211: Disabling freq 5060 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785901] cfg80211: Disabling freq 5080 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785903] cfg80211: Updating information on frequency 5180 MHz for a 20 MHz width channel with regulatory rule: [ 7.785905] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.785907] cfg80211: Updating information on frequency 5200 MHz for a 20 MHz width channel with regulatory rule: [ 7.785909] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.785911] cfg80211: Updating information on frequency 5220 MHz for a 20 MHz width channel with regulatory rule: [ 7.785914] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.785916] cfg80211: Updating information on frequency 5240 MHz for a 20 MHz width channel with regulatory rule: [ 7.785918] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.785920] cfg80211: Updating information on frequency 5260 MHz for a 20 MHz width channel with regulatory rule: [ 7.785922] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.785924] cfg80211: Updating information on frequency 5280 MHz for a 20 MHz width channel with regulatory rule: [ 7.785926] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.785928] cfg80211: Updating information on frequency 5300 MHz for a 20 MHz width channel with regulatory rule: [ 7.785931] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.785932] cfg80211: Updating information on frequency 5320 MHz for a 20 MHz width channel with regulatory rule: [ 7.785935] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.785937] cfg80211: Disabling freq 5500 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785939] cfg80211: Disabling freq 5520 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785940] cfg80211: Disabling freq 5540 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785942] cfg80211: Disabling freq 5560 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785944] cfg80211: Disabling freq 5580 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785946] cfg80211: Disabling freq 5600 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785948] cfg80211: Disabling freq 5620 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785950] cfg80211: Disabling freq 5640 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785952] cfg80211: Disabling freq 5660 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785953] cfg80211: Disabling freq 5680 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785955] cfg80211: Disabling freq 5700 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 7.785957] cfg80211: Updating information on frequency 5745 MHz for a 20 MHz width channel with regulatory rule: [ 7.785959] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.785961] cfg80211: Updating information on frequency 5765 MHz for a 20 MHz width channel with regulatory rule: [ 7.785964] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.785966] cfg80211: Updating information on frequency 5785 MHz for a 20 MHz width channel with regulatory rule: [ 7.785968] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.785970] cfg80211: Updating information on frequency 5805 MHz for a 20 MHz width channel with regulatory rule: [ 7.785972] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.785974] cfg80211: Updating information on frequency 5825 MHz for a 20 MHz width channel with regulatory rule: [ 7.785976] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 7.786932] cfg80211: Ignoring regulatory request Set by core since the driver requires its own regulatory domain to be set first [ 7.790142] ieee80211 phy2: Selected rate control algorithm 'minstrel_ht' [ 7.795888] cfg80211: Updating information on frequency 2412 MHz for a 20 MHz width channel with regulatory rule: [ 7.795891] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.795894] cfg80211: Updating information on frequency 2417 MHz for a 20 MHz width channel with regulatory rule: [ 7.795896] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.795899] cfg80211: Updating information on frequency 2422 MHz for a 20 MHz width channel with regulatory rule: [ 7.795901] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.795903] cfg80211: Updating information on frequency 2427 MHz for a 20 MHz width channel with regulatory rule: [ 7.795905] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.795908] cfg80211: Updating information on frequency 2432 MHz for a 20 MHz width channel with regulatory rule: [ 7.795910] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.795912] cfg80211: Updating information on frequency 2437 MHz for a 20 MHz width channel with regulatory rule: [ 7.795915] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.795917] cfg80211: Updating information on frequency 2442 MHz for a 20 MHz width channel with regulatory rule: [ 7.795919] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.795921] cfg80211: Updating information on frequency 2447 MHz for a 20 MHz width channel with regulatory rule: [ 7.795923] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.795926] cfg80211: Updating information on frequency 2452 MHz for a 20 MHz width channel with regulatory rule: [ 7.795928] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.795930] cfg80211: Updating information on frequency 2457 MHz for a 20 MHz width channel with regulatory rule: [ 7.795933] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.795935] cfg80211: Updating information on frequency 2462 MHz for a 20 MHz width channel with regulatory rule: [ 7.795937] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 7.795939] cfg80211: Disabling freq 2467 MHz [ 7.795941] cfg80211: Disabling freq 2472 MHz [ 7.795943] cfg80211: Disabling freq 2484 MHz [ 7.795944] cfg80211: Disabling freq 5040 MHz [ 7.795946] cfg80211: Disabling freq 5060 MHz [ 7.795948] cfg80211: Disabling freq 5080 MHz [ 7.795950] cfg80211: Updating information on frequency 5180 MHz for a 20 MHz width channel with regulatory rule: [ 7.795952] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 7.795955] cfg80211: Updating information on frequency 5200 MHz for a 20 MHz width channel with regulatory rule: [ 7.795957] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 7.795959] cfg80211: Updating information on frequency 5220 MHz for a 20 MHz width channel with regulatory rule: [ 7.795962] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 7.795964] cfg80211: Updating information on frequency 5240 MHz for a 20 MHz width channel with regulatory rule: [ 7.795966] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 7.795968] cfg80211: Updating information on frequency 5260 MHz for a 20 MHz width channel with regulatory rule: [ 7.795971] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.795973] cfg80211: Updating information on frequency 5280 MHz for a 20 MHz width channel with regulatory rule: [ 7.795975] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.795978] cfg80211: Updating information on frequency 5300 MHz for a 20 MHz width channel with regulatory rule: [ 7.795980] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.795982] cfg80211: Updating information on frequency 5320 MHz for a 20 MHz width channel with regulatory rule: [ 7.795985] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.795987] cfg80211: Updating information on frequency 5500 MHz for a 20 MHz width channel with regulatory rule: [ 7.795989] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.795991] cfg80211: Updating information on frequency 5520 MHz for a 20 MHz width channel with regulatory rule: [ 7.795994] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.795996] cfg80211: Updating information on frequency 5540 MHz for a 20 MHz width channel with regulatory rule: [ 7.795998] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.796001] cfg80211: Updating information on frequency 5560 MHz for a 20 MHz width channel with regulatory rule: [ 7.796003] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.796005] cfg80211: Updating information on frequency 5580 MHz for a 20 MHz width channel with regulatory rule: [ 7.796008] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.796019] cfg80211: Disabling freq 5600 MHz [ 7.796021] cfg80211: Disabling freq 5620 MHz [ 7.796022] cfg80211: Disabling freq 5640 MHz [ 7.796025] cfg80211: Updating information on frequency 5660 MHz for a 20 MHz width channel with regulatory rule: [ 7.796027] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.796032] cfg80211: Updating information on frequency 5680 MHz for a 20 MHz width channel with regulatory rule: [ 7.796035] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.796037] cfg80211: Updating information on frequency 5700 MHz for a 20 MHz width channel with regulatory rule: [ 7.796040] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 7.796042] cfg80211: Updating information on frequency 5745 MHz for a 20 MHz width channel with regulatory rule: [ 7.796045] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 7.796047] cfg80211: Updating information on frequency 5765 MHz for a 20 MHz width channel with regulatory rule: [ 7.796049] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 7.796051] cfg80211: Updating information on frequency 5785 MHz for a 20 MHz width channel with regulatory rule: [ 7.796054] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 7.796056] cfg80211: Updating information on frequency 5805 MHz for a 20 MHz width channel with regulatory rule: [ 7.796058] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 7.796061] cfg80211: Updating information on frequency 5825 MHz for a 20 MHz width channel with regulatory rule: [ 7.796063] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 7.796264] ath5k: phy2: Atheros AR5213A chip found (MAC: 0x59, PHY: 0x43) [ 7.797825] ath5k: phy2: RF5112B multiband radio found (0x36) [ 7.799820] ath5k 0000:04:00.0: enabling device (0000 -> 0002) [ 7.801717] ath5k 0000:04:00.0: registered as 'phy3' [ 8.270386] ath: EEPROM regdomain: 0x13 [ 8.270389] ath: EEPROM indicates we should expect a direct regpair map [ 8.270393] ath: Country alpha2 being used: 00 [ 8.270395] ath: Regpair used: 0x13 [ 8.270406] cfg80211: Updating information on frequency 2412 MHz for a 20 MHz width channel with regulatory rule: [ 8.270408] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 8.270410] cfg80211: Updating information on frequency 2417 MHz for a 20 MHz width channel with regulatory rule: [ 8.270413] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 8.270415] cfg80211: Updating information on frequency 2422 MHz for a 20 MHz width channel with regulatory rule: [ 8.270417] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 8.270419] cfg80211: Updating information on frequency 2427 MHz for a 20 MHz width channel with regulatory rule: [ 8.270421] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 8.270423] cfg80211: Updating information on frequency 2432 MHz for a 20 MHz width channel with regulatory rule: [ 8.270426] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 8.270428] cfg80211: Updating information on frequency 2437 MHz for a 20 MHz width channel with regulatory rule: [ 8.270430] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 8.270432] cfg80211: Updating information on frequency 2442 MHz for a 20 MHz width channel with regulatory rule: [ 8.270434] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 8.270436] cfg80211: Updating information on frequency 2447 MHz for a 20 MHz width channel with regulatory rule: [ 8.270439] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 8.270441] cfg80211: Updating information on frequency 2452 MHz for a 20 MHz width channel with regulatory rule: [ 8.270443] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 8.270445] cfg80211: Updating information on frequency 2457 MHz for a 20 MHz width channel with regulatory rule: [ 8.270447] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 8.270449] cfg80211: Updating information on frequency 2462 MHz for a 20 MHz width channel with regulatory rule: [ 8.270451] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (N/A mBi, 2000 mBm) [ 8.270453] cfg80211: Disabling freq 2467 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270455] cfg80211: Disabling freq 2472 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270457] cfg80211: Disabling freq 2484 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270459] cfg80211: Disabling freq 5040 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270461] cfg80211: Disabling freq 5060 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270463] cfg80211: Disabling freq 5080 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270465] cfg80211: Updating information on frequency 5180 MHz for a 20 MHz width channel with regulatory rule: [ 8.270467] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 8.270469] cfg80211: Updating information on frequency 5200 MHz for a 20 MHz width channel with regulatory rule: [ 8.270471] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 8.270473] cfg80211: Updating information on frequency 5220 MHz for a 20 MHz width channel with regulatory rule: [ 8.270476] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 8.270478] cfg80211: Updating information on frequency 5240 MHz for a 20 MHz width channel with regulatory rule: [ 8.270480] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 8.270482] cfg80211: Updating information on frequency 5260 MHz for a 20 MHz width channel with regulatory rule: [ 8.270484] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 8.270486] cfg80211: Updating information on frequency 5280 MHz for a 20 MHz width channel with regulatory rule: [ 8.270489] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 8.270491] cfg80211: Updating information on frequency 5300 MHz for a 20 MHz width channel with regulatory rule: [ 8.270493] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 8.270495] cfg80211: Updating information on frequency 5320 MHz for a 20 MHz width channel with regulatory rule: [ 8.270497] cfg80211: 5140000 KHz - 5360000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 8.270499] cfg80211: Disabling freq 5500 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270501] cfg80211: Disabling freq 5520 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270503] cfg80211: Disabling freq 5540 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270505] cfg80211: Disabling freq 5560 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270507] cfg80211: Disabling freq 5580 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270508] cfg80211: Disabling freq 5600 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270510] cfg80211: Disabling freq 5620 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270512] cfg80211: Disabling freq 5640 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270514] cfg80211: Disabling freq 5660 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270516] cfg80211: Disabling freq 5680 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270518] cfg80211: Disabling freq 5700 MHz as custom regd has no rule that fits a 20 MHz wide channel [ 8.270520] cfg80211: Updating information on frequency 5745 MHz for a 20 MHz width channel with regulatory rule: [ 8.270522] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 8.270524] cfg80211: Updating information on frequency 5765 MHz for a 20 MHz width channel with regulatory rule: [ 8.270526] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 8.270528] cfg80211: Updating information on frequency 5785 MHz for a 20 MHz width channel with regulatory rule: [ 8.270530] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 8.270532] cfg80211: Updating information on frequency 5805 MHz for a 20 MHz width channel with regulatory rule: [ 8.270535] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 8.270537] cfg80211: Updating information on frequency 5825 MHz for a 20 MHz width channel with regulatory rule: [ 8.270539] cfg80211: 5715000 KHz - 5860000 KHz @ 40000 KHz), (N/A mBi, 3000 mBm) [ 8.271526] cfg80211: Ignoring regulatory request Set by core since the driver requires its own regulatory domain to be set first [ 8.274639] ieee80211 phy3: Selected rate control algorithm 'minstrel_ht' [ 8.280624] cfg80211: Calling CRDA to update world regulatory domain [ 8.282397] ath5k: phy3: Atheros AR5213A chip found (MAC: 0x59, PHY: 0x43) [ 8.284057] ath5k: phy3: RF5112B multiband radio found (0x36) [ 8.300536] cfg80211: Updating information on frequency 2412 MHz for a 20 MHz width channel with regulatory rule: [ 8.300541] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300543] cfg80211: Updating information on frequency 2417 MHz for a 20 MHz width channel with regulatory rule: [ 8.300546] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300548] cfg80211: Updating information on frequency 2422 MHz for a 20 MHz width channel with regulatory rule: [ 8.300551] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300553] cfg80211: Updating information on frequency 2427 MHz for a 20 MHz width channel with regulatory rule: [ 8.300555] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300558] cfg80211: Updating information on frequency 2432 MHz for a 20 MHz width channel with regulatory rule: [ 8.300560] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300562] cfg80211: Updating information on frequency 2437 MHz for a 20 MHz width channel with regulatory rule: [ 8.300565] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300567] cfg80211: Updating information on frequency 2442 MHz for a 20 MHz width channel with regulatory rule: [ 8.300569] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300572] cfg80211: Updating information on frequency 2447 MHz for a 20 MHz width channel with regulatory rule: [ 8.300574] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300576] cfg80211: Updating information on frequency 2452 MHz for a 20 MHz width channel with regulatory rule: [ 8.300579] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300581] cfg80211: Updating information on frequency 2457 MHz for a 20 MHz width channel with regulatory rule: [ 8.300584] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300586] cfg80211: Updating information on frequency 2462 MHz for a 20 MHz width channel with regulatory rule: [ 8.300588] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300590] cfg80211: Disabling freq 2467 MHz [ 8.300592] cfg80211: Disabling freq 2472 MHz [ 8.300594] cfg80211: Disabling freq 2484 MHz [ 8.300596] cfg80211: Disabling freq 5040 MHz [ 8.300598] cfg80211: Disabling freq 5060 MHz [ 8.300599] cfg80211: Disabling freq 5080 MHz [ 8.300601] cfg80211: Updating information on frequency 5180 MHz for a 20 MHz width channel with regulatory rule: [ 8.300604] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.300606] cfg80211: Updating information on frequency 5200 MHz for a 20 MHz width channel with regulatory rule: [ 8.300609] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.300611] cfg80211: Updating information on frequency 5220 MHz for a 20 MHz width channel with regulatory rule: [ 8.300613] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.300616] cfg80211: Updating information on frequency 5240 MHz for a 20 MHz width channel with regulatory rule: [ 8.300618] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.300620] cfg80211: Updating information on frequency 5260 MHz for a 20 MHz width channel with regulatory rule: [ 8.300623] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300625] cfg80211: Updating information on frequency 5280 MHz for a 20 MHz width channel with regulatory rule: [ 8.300627] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300630] cfg80211: Updating information on frequency 5300 MHz for a 20 MHz width channel with regulatory rule: [ 8.300632] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300634] cfg80211: Updating information on frequency 5320 MHz for a 20 MHz width channel with regulatory rule: [ 8.300637] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300639] cfg80211: Updating information on frequency 5500 MHz for a 20 MHz width channel with regulatory rule: [ 8.300641] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300644] cfg80211: Updating information on frequency 5520 MHz for a 20 MHz width channel with regulatory rule: [ 8.300646] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300648] cfg80211: Updating information on frequency 5540 MHz for a 20 MHz width channel with regulatory rule: [ 8.300651] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300653] cfg80211: Updating information on frequency 5560 MHz for a 20 MHz width channel with regulatory rule: [ 8.300656] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300658] cfg80211: Updating information on frequency 5580 MHz for a 20 MHz width channel with regulatory rule: [ 8.300660] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300662] cfg80211: Disabling freq 5600 MHz [ 8.300664] cfg80211: Disabling freq 5620 MHz [ 8.300666] cfg80211: Disabling freq 5640 MHz [ 8.300668] cfg80211: Updating information on frequency 5660 MHz for a 20 MHz width channel with regulatory rule: [ 8.300670] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300673] cfg80211: Updating information on frequency 5680 MHz for a 20 MHz width channel with regulatory rule: [ 8.300675] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300677] cfg80211: Updating information on frequency 5700 MHz for a 20 MHz width channel with regulatory rule: [ 8.300680] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300682] cfg80211: Updating information on frequency 5745 MHz for a 20 MHz width channel with regulatory rule: [ 8.300684] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.300687] cfg80211: Updating information on frequency 5765 MHz for a 20 MHz width channel with regulatory rule: [ 8.300689] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.300691] cfg80211: Updating information on frequency 5785 MHz for a 20 MHz width channel with regulatory rule: [ 8.300694] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.300696] cfg80211: Updating information on frequency 5805 MHz for a 20 MHz width channel with regulatory rule: [ 8.300698] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.300701] cfg80211: Updating information on frequency 5825 MHz for a 20 MHz width channel with regulatory rule: [ 8.300703] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.300712] cfg80211: Updating information on frequency 2412 MHz for a 20 MHz width channel with regulatory rule: [ 8.300714] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300717] cfg80211: Updating information on frequency 2417 MHz for a 20 MHz width channel with regulatory rule: [ 8.300719] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300721] cfg80211: Updating information on frequency 2422 MHz for a 20 MHz width channel with regulatory rule: [ 8.300724] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300726] cfg80211: Updating information on frequency 2427 MHz for a 20 MHz width channel with regulatory rule: [ 8.300728] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300731] cfg80211: Updating information on frequency 2432 MHz for a 20 MHz width channel with regulatory rule: [ 8.300733] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300735] cfg80211: Updating information on frequency 2437 MHz for a 20 MHz width channel with regulatory rule: [ 8.300738] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300740] cfg80211: Updating information on frequency 2442 MHz for a 20 MHz width channel with regulatory rule: [ 8.300742] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300745] cfg80211: Updating information on frequency 2447 MHz for a 20 MHz width channel with regulatory rule: [ 8.300747] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300749] cfg80211: Updating information on frequency 2452 MHz for a 20 MHz width channel with regulatory rule: [ 8.300752] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300754] cfg80211: Updating information on frequency 2457 MHz for a 20 MHz width channel with regulatory rule: [ 8.300757] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300759] cfg80211: Updating information on frequency 2462 MHz for a 20 MHz width channel with regulatory rule: [ 8.300761] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300763] cfg80211: Disabling freq 2467 MHz [ 8.300765] cfg80211: Disabling freq 2472 MHz [ 8.300767] cfg80211: Disabling freq 2484 MHz [ 8.300769] cfg80211: Disabling freq 5040 MHz [ 8.300771] cfg80211: Disabling freq 5060 MHz [ 8.300772] cfg80211: Disabling freq 5080 MHz [ 8.300774] cfg80211: Updating information on frequency 5180 MHz for a 20 MHz width channel with regulatory rule: [ 8.300777] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.300779] cfg80211: Updating information on frequency 5200 MHz for a 20 MHz width channel with regulatory rule: [ 8.300781] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.300784] cfg80211: Updating information on frequency 5220 MHz for a 20 MHz width channel with regulatory rule: [ 8.300786] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.300788] cfg80211: Updating information on frequency 5240 MHz for a 20 MHz width channel with regulatory rule: [ 8.300791] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.300793] cfg80211: Updating information on frequency 5260 MHz for a 20 MHz width channel with regulatory rule: [ 8.300795] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300798] cfg80211: Updating information on frequency 5280 MHz for a 20 MHz width channel with regulatory rule: [ 8.300800] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300802] cfg80211: Updating information on frequency 5300 MHz for a 20 MHz width channel with regulatory rule: [ 8.300805] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300807] cfg80211: Updating information on frequency 5320 MHz for a 20 MHz width channel with regulatory rule: [ 8.300809] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300812] cfg80211: Updating information on frequency 5500 MHz for a 20 MHz width channel with regulatory rule: [ 8.300814] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300816] cfg80211: Updating information on frequency 5520 MHz for a 20 MHz width channel with regulatory rule: [ 8.300819] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300821] cfg80211: Updating information on frequency 5540 MHz for a 20 MHz width channel with regulatory rule: [ 8.300823] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300826] cfg80211: Updating information on frequency 5560 MHz for a 20 MHz width channel with regulatory rule: [ 8.300828] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300830] cfg80211: Updating information on frequency 5580 MHz for a 20 MHz width channel with regulatory rule: [ 8.300832] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300835] cfg80211: Disabling freq 5600 MHz [ 8.300836] cfg80211: Disabling freq 5620 MHz [ 8.300838] cfg80211: Disabling freq 5640 MHz [ 8.300840] cfg80211: Updating information on frequency 5660 MHz for a 20 MHz width channel with regulatory rule: [ 8.300843] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300845] cfg80211: Updating information on frequency 5680 MHz for a 20 MHz width channel with regulatory rule: [ 8.300848] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300850] cfg80211: Updating information on frequency 5700 MHz for a 20 MHz width channel with regulatory rule: [ 8.300852] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300855] cfg80211: Updating information on frequency 5745 MHz for a 20 MHz width channel with regulatory rule: [ 8.300857] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.300859] cfg80211: Updating information on frequency 5765 MHz for a 20 MHz width channel with regulatory rule: [ 8.300862] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.300864] cfg80211: Updating information on frequency 5785 MHz for a 20 MHz width channel with regulatory rule: [ 8.300866] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.300869] cfg80211: Updating information on frequency 5805 MHz for a 20 MHz width channel with regulatory rule: [ 8.300871] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.300873] cfg80211: Updating information on frequency 5825 MHz for a 20 MHz width channel with regulatory rule: [ 8.300876] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.300884] cfg80211: Updating information on frequency 2412 MHz for a 20 MHz width channel with regulatory rule: [ 8.300886] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300889] cfg80211: Updating information on frequency 2417 MHz for a 20 MHz width channel with regulatory rule: [ 8.300891] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300893] cfg80211: Updating information on frequency 2422 MHz for a 20 MHz width channel with regulatory rule: [ 8.300896] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300898] cfg80211: Updating information on frequency 2427 MHz for a 20 MHz width channel with regulatory rule: [ 8.300900] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300902] cfg80211: Updating information on frequency 2432 MHz for a 20 MHz width channel with regulatory rule: [ 8.300905] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300907] cfg80211: Updating information on frequency 2437 MHz for a 20 MHz width channel with regulatory rule: [ 8.300909] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300912] cfg80211: Updating information on frequency 2442 MHz for a 20 MHz width channel with regulatory rule: [ 8.300914] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300917] cfg80211: Updating information on frequency 2447 MHz for a 20 MHz width channel with regulatory rule: [ 8.300919] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300921] cfg80211: Updating information on frequency 2452 MHz for a 20 MHz width channel with regulatory rule: [ 8.300924] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300926] cfg80211: Updating information on frequency 2457 MHz for a 20 MHz width channel with regulatory rule: [ 8.300928] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300931] cfg80211: Updating information on frequency 2462 MHz for a 20 MHz width channel with regulatory rule: [ 8.300933] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.300935] cfg80211: Disabling freq 2467 MHz [ 8.300937] cfg80211: Disabling freq 2472 MHz [ 8.300939] cfg80211: Disabling freq 2484 MHz [ 8.300941] cfg80211: Disabling freq 5040 MHz [ 8.300942] cfg80211: Disabling freq 5060 MHz [ 8.300944] cfg80211: Disabling freq 5080 MHz [ 8.300946] cfg80211: Updating information on frequency 5180 MHz for a 20 MHz width channel with regulatory rule: [ 8.300949] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.300951] cfg80211: Updating information on frequency 5200 MHz for a 20 MHz width channel with regulatory rule: [ 8.300953] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.300956] cfg80211: Updating information on frequency 5220 MHz for a 20 MHz width channel with regulatory rule: [ 8.300958] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.300960] cfg80211: Updating information on frequency 5240 MHz for a 20 MHz width channel with regulatory rule: [ 8.300963] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.300965] cfg80211: Updating information on frequency 5260 MHz for a 20 MHz width channel with regulatory rule: [ 8.300967] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300970] cfg80211: Updating information on frequency 5280 MHz for a 20 MHz width channel with regulatory rule: [ 8.300972] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300975] cfg80211: Updating information on frequency 5300 MHz for a 20 MHz width channel with regulatory rule: [ 8.300977] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300979] cfg80211: Updating information on frequency 5320 MHz for a 20 MHz width channel with regulatory rule: [ 8.300982] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300984] cfg80211: Updating information on frequency 5500 MHz for a 20 MHz width channel with regulatory rule: [ 8.300986] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300988] cfg80211: Updating information on frequency 5520 MHz for a 20 MHz width channel with regulatory rule: [ 8.300991] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300993] cfg80211: Updating information on frequency 5540 MHz for a 20 MHz width channel with regulatory rule: [ 8.300995] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.300998] cfg80211: Updating information on frequency 5560 MHz for a 20 MHz width channel with regulatory rule: [ 8.301012] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301015] cfg80211: Updating information on frequency 5580 MHz for a 20 MHz width channel with regulatory rule: [ 8.301017] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301019] cfg80211: Disabling freq 5600 MHz [ 8.301021] cfg80211: Disabling freq 5620 MHz [ 8.301023] cfg80211: Disabling freq 5640 MHz [ 8.301025] cfg80211: Updating information on frequency 5660 MHz for a 20 MHz width channel with regulatory rule: [ 8.301027] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301030] cfg80211: Updating information on frequency 5680 MHz for a 20 MHz width channel with regulatory rule: [ 8.301032] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301034] cfg80211: Updating information on frequency 5700 MHz for a 20 MHz width channel with regulatory rule: [ 8.301036] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301039] cfg80211: Updating information on frequency 5745 MHz for a 20 MHz width channel with regulatory rule: [ 8.301041] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.301043] cfg80211: Updating information on frequency 5765 MHz for a 20 MHz width channel with regulatory rule: [ 8.301046] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.301048] cfg80211: Updating information on frequency 5785 MHz for a 20 MHz width channel with regulatory rule: [ 8.301050] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.301053] cfg80211: Updating information on frequency 5805 MHz for a 20 MHz width channel with regulatory rule: [ 8.301055] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.301057] cfg80211: Updating information on frequency 5825 MHz for a 20 MHz width channel with regulatory rule: [ 8.301060] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.301067] cfg80211: Updating information on frequency 2412 MHz for a 20 MHz width channel with regulatory rule: [ 8.301070] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.301072] cfg80211: Updating information on frequency 2417 MHz for a 20 MHz width channel with regulatory rule: [ 8.301074] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.301076] cfg80211: Updating information on frequency 2422 MHz for a 20 MHz width channel with regulatory rule: [ 8.301079] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.301081] cfg80211: Updating information on frequency 2427 MHz for a 20 MHz width channel with regulatory rule: [ 8.301083] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.301086] cfg80211: Updating information on frequency 2432 MHz for a 20 MHz width channel with regulatory rule: [ 8.301088] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.301090] cfg80211: Updating information on frequency 2437 MHz for a 20 MHz width channel with regulatory rule: [ 8.301093] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.301095] cfg80211: Updating information on frequency 2442 MHz for a 20 MHz width channel with regulatory rule: [ 8.301098] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.301100] cfg80211: Updating information on frequency 2447 MHz for a 20 MHz width channel with regulatory rule: [ 8.301102] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.301104] cfg80211: Updating information on frequency 2452 MHz for a 20 MHz width channel with regulatory rule: [ 8.301107] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.301109] cfg80211: Updating information on frequency 2457 MHz for a 20 MHz width channel with regulatory rule: [ 8.301111] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.301114] cfg80211: Updating information on frequency 2462 MHz for a 20 MHz width channel with regulatory rule: [ 8.301116] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.301118] cfg80211: Disabling freq 2467 MHz [ 8.301120] cfg80211: Disabling freq 2472 MHz [ 8.301121] cfg80211: Disabling freq 2484 MHz [ 8.301123] cfg80211: Disabling freq 5040 MHz [ 8.301125] cfg80211: Disabling freq 5060 MHz [ 8.301127] cfg80211: Disabling freq 5080 MHz [ 8.301129] cfg80211: Updating information on frequency 5180 MHz for a 20 MHz width channel with regulatory rule: [ 8.301131] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.301134] cfg80211: Updating information on frequency 5200 MHz for a 20 MHz width channel with regulatory rule: [ 8.301136] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.301138] cfg80211: Updating information on frequency 5220 MHz for a 20 MHz width channel with regulatory rule: [ 8.301141] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.301143] cfg80211: Updating information on frequency 5240 MHz for a 20 MHz width channel with regulatory rule: [ 8.301145] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.301147] cfg80211: Updating information on frequency 5260 MHz for a 20 MHz width channel with regulatory rule: [ 8.301150] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301152] cfg80211: Updating information on frequency 5280 MHz for a 20 MHz width channel with regulatory rule: [ 8.301154] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301157] cfg80211: Updating information on frequency 5300 MHz for a 20 MHz width channel with regulatory rule: [ 8.301159] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301161] cfg80211: Updating information on frequency 5320 MHz for a 20 MHz width channel with regulatory rule: [ 8.301164] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301166] cfg80211: Updating information on frequency 5500 MHz for a 20 MHz width channel with regulatory rule: [ 8.301168] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301171] cfg80211: Updating information on frequency 5520 MHz for a 20 MHz width channel with regulatory rule: [ 8.301173] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301175] cfg80211: Updating information on frequency 5540 MHz for a 20 MHz width channel with regulatory rule: [ 8.301178] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301180] cfg80211: Updating information on frequency 5560 MHz for a 20 MHz width channel with regulatory rule: [ 8.301182] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301184] cfg80211: Updating information on frequency 5580 MHz for a 20 MHz width channel with regulatory rule: [ 8.301187] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301189] cfg80211: Disabling freq 5600 MHz [ 8.301191] cfg80211: Disabling freq 5620 MHz [ 8.301192] cfg80211: Disabling freq 5640 MHz [ 8.301195] cfg80211: Updating information on frequency 5660 MHz for a 20 MHz width channel with regulatory rule: [ 8.301197] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301199] cfg80211: Updating information on frequency 5680 MHz for a 20 MHz width channel with regulatory rule: [ 8.301202] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301204] cfg80211: Updating information on frequency 5700 MHz for a 20 MHz width channel with regulatory rule: [ 8.301206] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.301209] cfg80211: Updating information on frequency 5745 MHz for a 20 MHz width channel with regulatory rule: [ 8.301211] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.301214] cfg80211: Updating information on frequency 5765 MHz for a 20 MHz width channel with regulatory rule: [ 8.301216] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.301218] cfg80211: Updating information on frequency 5785 MHz for a 20 MHz width channel with regulatory rule: [ 8.301221] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.301223] cfg80211: Updating information on frequency 5805 MHz for a 20 MHz width channel with regulatory rule: [ 8.301225] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.301228] cfg80211: Updating information on frequency 5825 MHz for a 20 MHz width channel with regulatory rule: [ 8.301230] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.301236] cfg80211: World regulatory domain updated: [ 8.302994] cfg80211: (start_freq - end_freq @ bandwidth), (max_antenna_gain, max_eirp) [ 8.304754] cfg80211: (2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.306534] cfg80211: (2457000 KHz - 2482000 KHz @ 20000 KHz), (300 mBi, 2000 mBm) [ 8.308319] cfg80211: (2474000 KHz - 2494000 KHz @ 20000 KHz), (300 mBi, 2000 mBm) [ 8.310088] cfg80211: (5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.311831] cfg80211: (5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.365377] cfg80211: Calling CRDA for country: US [ 8.372990] cfg80211: Pending regulatory request, waiting for it to be processed... [ 8.390242] cfg80211: Pending regulatory request, waiting for it to be processed... [ 8.394645] cfg80211: Updating information on frequency 2412 MHz for a 20 MHz width channel with regulatory rule: [ 8.394650] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394652] cfg80211: Updating information on frequency 2417 MHz for a 20 MHz width channel with regulatory rule: [ 8.394655] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394657] cfg80211: Updating information on frequency 2422 MHz for a 20 MHz width channel with regulatory rule: [ 8.394659] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394662] cfg80211: Updating information on frequency 2427 MHz for a 20 MHz width channel with regulatory rule: [ 8.394664] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394666] cfg80211: Updating information on frequency 2432 MHz for a 20 MHz width channel with regulatory rule: [ 8.394668] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394671] cfg80211: Updating information on frequency 2437 MHz for a 20 MHz width channel with regulatory rule: [ 8.394673] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394675] cfg80211: Updating information on frequency 2442 MHz for a 20 MHz width channel with regulatory rule: [ 8.394678] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394680] cfg80211: Updating information on frequency 2447 MHz for a 20 MHz width channel with regulatory rule: [ 8.394682] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394684] cfg80211: Updating information on frequency 2452 MHz for a 20 MHz width channel with regulatory rule: [ 8.394687] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394689] cfg80211: Updating information on frequency 2457 MHz for a 20 MHz width channel with regulatory rule: [ 8.394691] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394693] cfg80211: Updating information on frequency 2462 MHz for a 20 MHz width channel with regulatory rule: [ 8.394696] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394698] cfg80211: Disabling freq 2467 MHz [ 8.394700] cfg80211: Disabling freq 2472 MHz [ 8.394701] cfg80211: Disabling freq 2484 MHz [ 8.394703] cfg80211: Disabling freq 5040 MHz [ 8.394705] cfg80211: Disabling freq 5060 MHz [ 8.394707] cfg80211: Disabling freq 5080 MHz [ 8.394709] cfg80211: Updating information on frequency 5180 MHz for a 20 MHz width channel with regulatory rule: [ 8.394711] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.394713] cfg80211: Updating information on frequency 5200 MHz for a 20 MHz width channel with regulatory rule: [ 8.394716] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.394718] cfg80211: Updating information on frequency 5220 MHz for a 20 MHz width channel with regulatory rule: [ 8.394720] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.394722] cfg80211: Updating information on frequency 5240 MHz for a 20 MHz width channel with regulatory rule: [ 8.394725] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.394727] cfg80211: Updating information on frequency 5260 MHz for a 20 MHz width channel with regulatory rule: [ 8.394729] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394731] cfg80211: Updating information on frequency 5280 MHz for a 20 MHz width channel with regulatory rule: [ 8.394733] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394736] cfg80211: Updating information on frequency 5300 MHz for a 20 MHz width channel with regulatory rule: [ 8.394738] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394740] cfg80211: Updating information on frequency 5320 MHz for a 20 MHz width channel with regulatory rule: [ 8.394742] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394745] cfg80211: Updating information on frequency 5500 MHz for a 20 MHz width channel with regulatory rule: [ 8.394747] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394749] cfg80211: Updating information on frequency 5520 MHz for a 20 MHz width channel with regulatory rule: [ 8.394751] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394754] cfg80211: Updating information on frequency 5540 MHz for a 20 MHz width channel with regulatory rule: [ 8.394756] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394758] cfg80211: Updating information on frequency 5560 MHz for a 20 MHz width channel with regulatory rule: [ 8.394760] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394763] cfg80211: Updating information on frequency 5580 MHz for a 20 MHz width channel with regulatory rule: [ 8.394765] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394767] cfg80211: Disabling freq 5600 MHz [ 8.394769] cfg80211: Disabling freq 5620 MHz [ 8.394770] cfg80211: Disabling freq 5640 MHz [ 8.394772] cfg80211: Updating information on frequency 5660 MHz for a 20 MHz width channel with regulatory rule: [ 8.394775] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394777] cfg80211: Updating information on frequency 5680 MHz for a 20 MHz width channel with regulatory rule: [ 8.394779] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394782] cfg80211: Updating information on frequency 5700 MHz for a 20 MHz width channel with regulatory rule: [ 8.394784] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394786] cfg80211: Updating information on frequency 5745 MHz for a 20 MHz width channel with regulatory rule: [ 8.394788] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.394791] cfg80211: Updating information on frequency 5765 MHz for a 20 MHz width channel with regulatory rule: [ 8.394793] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.394795] cfg80211: Updating information on frequency 5785 MHz for a 20 MHz width channel with regulatory rule: [ 8.394798] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.394800] cfg80211: Updating information on frequency 5805 MHz for a 20 MHz width channel with regulatory rule: [ 8.394802] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.394804] cfg80211: Updating information on frequency 5825 MHz for a 20 MHz width channel with regulatory rule: [ 8.394807] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.394816] cfg80211: Updating information on frequency 2412 MHz for a 20 MHz width channel with regulatory rule: [ 8.394818] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394820] cfg80211: Updating information on frequency 2417 MHz for a 20 MHz width channel with regulatory rule: [ 8.394823] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394825] cfg80211: Updating information on frequency 2422 MHz for a 20 MHz width channel with regulatory rule: [ 8.394827] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394829] cfg80211: Updating information on frequency 2427 MHz for a 20 MHz width channel with regulatory rule: [ 8.394832] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394834] cfg80211: Updating information on frequency 2432 MHz for a 20 MHz width channel with regulatory rule: [ 8.394836] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394838] cfg80211: Updating information on frequency 2437 MHz for a 20 MHz width channel with regulatory rule: [ 8.394841] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394843] cfg80211: Updating information on frequency 2442 MHz for a 20 MHz width channel with regulatory rule: [ 8.394845] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394847] cfg80211: Updating information on frequency 2447 MHz for a 20 MHz width channel with regulatory rule: [ 8.394850] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394852] cfg80211: Updating information on frequency 2452 MHz for a 20 MHz width channel with regulatory rule: [ 8.394855] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394857] cfg80211: Updating information on frequency 2457 MHz for a 20 MHz width channel with regulatory rule: [ 8.394859] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394861] cfg80211: Updating information on frequency 2462 MHz for a 20 MHz width channel with regulatory rule: [ 8.394864] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394866] cfg80211: Disabling freq 2467 MHz [ 8.394867] cfg80211: Disabling freq 2472 MHz [ 8.394869] cfg80211: Disabling freq 2484 MHz [ 8.394871] cfg80211: Disabling freq 5040 MHz [ 8.394872] cfg80211: Disabling freq 5060 MHz [ 8.394874] cfg80211: Disabling freq 5080 MHz [ 8.394876] cfg80211: Updating information on frequency 5180 MHz for a 20 MHz width channel with regulatory rule: [ 8.394878] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.394880] cfg80211: Updating information on frequency 5200 MHz for a 20 MHz width channel with regulatory rule: [ 8.394883] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.394885] cfg80211: Updating information on frequency 5220 MHz for a 20 MHz width channel with regulatory rule: [ 8.394887] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.394889] cfg80211: Updating information on frequency 5240 MHz for a 20 MHz width channel with regulatory rule: [ 8.394892] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.394894] cfg80211: Updating information on frequency 5260 MHz for a 20 MHz width channel with regulatory rule: [ 8.394896] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394899] cfg80211: Updating information on frequency 5280 MHz for a 20 MHz width channel with regulatory rule: [ 8.394901] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394903] cfg80211: Updating information on frequency 5300 MHz for a 20 MHz width channel with regulatory rule: [ 8.394905] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394908] cfg80211: Updating information on frequency 5320 MHz for a 20 MHz width channel with regulatory rule: [ 8.394910] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394912] cfg80211: Updating information on frequency 5500 MHz for a 20 MHz width channel with regulatory rule: [ 8.394914] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394917] cfg80211: Updating information on frequency 5520 MHz for a 20 MHz width channel with regulatory rule: [ 8.394919] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394921] cfg80211: Updating information on frequency 5540 MHz for a 20 MHz width channel with regulatory rule: [ 8.394923] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394926] cfg80211: Updating information on frequency 5560 MHz for a 20 MHz width channel with regulatory rule: [ 8.394928] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394930] cfg80211: Updating information on frequency 5580 MHz for a 20 MHz width channel with regulatory rule: [ 8.394933] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394935] cfg80211: Disabling freq 5600 MHz [ 8.394936] cfg80211: Disabling freq 5620 MHz [ 8.394938] cfg80211: Disabling freq 5640 MHz [ 8.394940] cfg80211: Updating information on frequency 5660 MHz for a 20 MHz width channel with regulatory rule: [ 8.394942] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394945] cfg80211: Updating information on frequency 5680 MHz for a 20 MHz width channel with regulatory rule: [ 8.394947] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394949] cfg80211: Updating information on frequency 5700 MHz for a 20 MHz width channel with regulatory rule: [ 8.394951] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.394954] cfg80211: Updating information on frequency 5745 MHz for a 20 MHz width channel with regulatory rule: [ 8.394956] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.394958] cfg80211: Updating information on frequency 5765 MHz for a 20 MHz width channel with regulatory rule: [ 8.394960] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.394963] cfg80211: Updating information on frequency 5785 MHz for a 20 MHz width channel with regulatory rule: [ 8.394965] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.394967] cfg80211: Updating information on frequency 5805 MHz for a 20 MHz width channel with regulatory rule: [ 8.394969] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.394972] cfg80211: Updating information on frequency 5825 MHz for a 20 MHz width channel with regulatory rule: [ 8.394974] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.394981] cfg80211: Updating information on frequency 2412 MHz for a 20 MHz width channel with regulatory rule: [ 8.394983] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394986] cfg80211: Updating information on frequency 2417 MHz for a 20 MHz width channel with regulatory rule: [ 8.394988] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394990] cfg80211: Updating information on frequency 2422 MHz for a 20 MHz width channel with regulatory rule: [ 8.394992] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.394995] cfg80211: Updating information on frequency 2427 MHz for a 20 MHz width channel with regulatory rule: [ 8.394997] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395532] cfg80211: Updating information on frequency 2432 MHz for a 20 MHz width channel with regulatory rule: [ 8.395534] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395537] cfg80211: Updating information on frequency 2437 MHz for a 20 MHz width channel with regulatory rule: [ 8.395539] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395541] cfg80211: Updating information on frequency 2442 MHz for a 20 MHz width channel with regulatory rule: [ 8.395544] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395546] cfg80211: Updating information on frequency 2447 MHz for a 20 MHz width channel with regulatory rule: [ 8.395548] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395550] cfg80211: Updating information on frequency 2452 MHz for a 20 MHz width channel with regulatory rule: [ 8.395552] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395554] cfg80211: Updating information on frequency 2457 MHz for a 20 MHz width channel with regulatory rule: [ 8.395557] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395559] cfg80211: Updating information on frequency 2462 MHz for a 20 MHz width channel with regulatory rule: [ 8.395561] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395563] cfg80211: Disabling freq 2467 MHz [ 8.395565] cfg80211: Disabling freq 2472 MHz [ 8.395567] cfg80211: Disabling freq 2484 MHz [ 8.395568] cfg80211: Disabling freq 5040 MHz [ 8.395570] cfg80211: Disabling freq 5060 MHz [ 8.395571] cfg80211: Disabling freq 5080 MHz [ 8.395574] cfg80211: Updating information on frequency 5180 MHz for a 20 MHz width channel with regulatory rule: [ 8.395576] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.395578] cfg80211: Updating information on frequency 5200 MHz for a 20 MHz width channel with regulatory rule: [ 8.395580] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.395582] cfg80211: Updating information on frequency 5220 MHz for a 20 MHz width channel with regulatory rule: [ 8.395585] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.395587] cfg80211: Updating information on frequency 5240 MHz for a 20 MHz width channel with regulatory rule: [ 8.395589] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.395591] cfg80211: Updating information on frequency 5260 MHz for a 20 MHz width channel with regulatory rule: [ 8.395594] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395596] cfg80211: Updating information on frequency 5280 MHz for a 20 MHz width channel with regulatory rule: [ 8.395598] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395600] cfg80211: Updating information on frequency 5300 MHz for a 20 MHz width channel with regulatory rule: [ 8.395602] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395605] cfg80211: Updating information on frequency 5320 MHz for a 20 MHz width channel with regulatory rule: [ 8.395607] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395609] cfg80211: Updating information on frequency 5500 MHz for a 20 MHz width channel with regulatory rule: [ 8.395611] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395614] cfg80211: Updating information on frequency 5520 MHz for a 20 MHz width channel with regulatory rule: [ 8.395616] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395618] cfg80211: Updating information on frequency 5540 MHz for a 20 MHz width channel with regulatory rule: [ 8.395620] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395622] cfg80211: Updating information on frequency 5560 MHz for a 20 MHz width channel with regulatory rule: [ 8.395625] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395627] cfg80211: Updating information on frequency 5580 MHz for a 20 MHz width channel with regulatory rule: [ 8.395629] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395631] cfg80211: Disabling freq 5600 MHz [ 8.395633] cfg80211: Disabling freq 5620 MHz [ 8.395634] cfg80211: Disabling freq 5640 MHz [ 8.395636] cfg80211: Updating information on frequency 5660 MHz for a 20 MHz width channel with regulatory rule: [ 8.395639] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395641] cfg80211: Updating information on frequency 5680 MHz for a 20 MHz width channel with regulatory rule: [ 8.395643] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395645] cfg80211: Updating information on frequency 5700 MHz for a 20 MHz width channel with regulatory rule: [ 8.395648] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395650] cfg80211: Updating information on frequency 5745 MHz for a 20 MHz width channel with regulatory rule: [ 8.395652] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.395654] cfg80211: Updating information on frequency 5765 MHz for a 20 MHz width channel with regulatory rule: [ 8.395657] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.395659] cfg80211: Updating information on frequency 5785 MHz for a 20 MHz width channel with regulatory rule: [ 8.395661] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.395663] cfg80211: Updating information on frequency 5805 MHz for a 20 MHz width channel with regulatory rule: [ 8.395666] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.395668] cfg80211: Updating information on frequency 5825 MHz for a 20 MHz width channel with regulatory rule: [ 8.395670] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.395677] cfg80211: Updating information on frequency 2412 MHz for a 20 MHz width channel with regulatory rule: [ 8.395679] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395682] cfg80211: Updating information on frequency 2417 MHz for a 20 MHz width channel with regulatory rule: [ 8.395684] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395686] cfg80211: Updating information on frequency 2422 MHz for a 20 MHz width channel with regulatory rule: [ 8.395688] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395690] cfg80211: Updating information on frequency 2427 MHz for a 20 MHz width channel with regulatory rule: [ 8.395693] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395695] cfg80211: Updating information on frequency 2432 MHz for a 20 MHz width channel with regulatory rule: [ 8.395697] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395699] cfg80211: Updating information on frequency 2437 MHz for a 20 MHz width channel with regulatory rule: [ 8.395702] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395704] cfg80211: Updating information on frequency 2442 MHz for a 20 MHz width channel with regulatory rule: [ 8.395706] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395708] cfg80211: Updating information on frequency 2447 MHz for a 20 MHz width channel with regulatory rule: [ 8.395710] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395713] cfg80211: Updating information on frequency 2452 MHz for a 20 MHz width channel with regulatory rule: [ 8.395715] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395717] cfg80211: Updating information on frequency 2457 MHz for a 20 MHz width channel with regulatory rule: [ 8.395719] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395721] cfg80211: Updating information on frequency 2462 MHz for a 20 MHz width channel with regulatory rule: [ 8.395724] cfg80211: 2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.395726] cfg80211: Disabling freq 2467 MHz [ 8.395727] cfg80211: Disabling freq 2472 MHz [ 8.395729] cfg80211: Disabling freq 2484 MHz [ 8.395731] cfg80211: Disabling freq 5040 MHz [ 8.395732] cfg80211: Disabling freq 5060 MHz [ 8.395734] cfg80211: Disabling freq 5080 MHz [ 8.395736] cfg80211: Updating information on frequency 5180 MHz for a 20 MHz width channel with regulatory rule: [ 8.395738] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.395740] cfg80211: Updating information on frequency 5200 MHz for a 20 MHz width channel with regulatory rule: [ 8.395743] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.395745] cfg80211: Updating information on frequency 5220 MHz for a 20 MHz width channel with regulatory rule: [ 8.395747] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.395749] cfg80211: Updating information on frequency 5240 MHz for a 20 MHz width channel with regulatory rule: [ 8.395752] cfg80211: 5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.395754] cfg80211: Updating information on frequency 5260 MHz for a 20 MHz width channel with regulatory rule: [ 8.395756] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395758] cfg80211: Updating information on frequency 5280 MHz for a 20 MHz width channel with regulatory rule: [ 8.395761] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395763] cfg80211: Updating information on frequency 5300 MHz for a 20 MHz width channel with regulatory rule: [ 8.395765] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395767] cfg80211: Updating information on frequency 5320 MHz for a 20 MHz width channel with regulatory rule: [ 8.395770] cfg80211: 5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395772] cfg80211: Updating information on frequency 5500 MHz for a 20 MHz width channel with regulatory rule: [ 8.395774] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395776] cfg80211: Updating information on frequency 5520 MHz for a 20 MHz width channel with regulatory rule: [ 8.395779] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395781] cfg80211: Updating information on frequency 5540 MHz for a 20 MHz width channel with regulatory rule: [ 8.395783] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395785] cfg80211: Updating information on frequency 5560 MHz for a 20 MHz width channel with regulatory rule: [ 8.395788] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395790] cfg80211: Updating information on frequency 5580 MHz for a 20 MHz width channel with regulatory rule: [ 8.395792] cfg80211: 5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395794] cfg80211: Disabling freq 5600 MHz [ 8.395796] cfg80211: Disabling freq 5620 MHz [ 8.395797] cfg80211: Disabling freq 5640 MHz [ 8.395799] cfg80211: Updating information on frequency 5660 MHz for a 20 MHz width channel with regulatory rule: [ 8.395802] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395804] cfg80211: Updating information on frequency 5680 MHz for a 20 MHz width channel with regulatory rule: [ 8.395806] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395808] cfg80211: Updating information on frequency 5700 MHz for a 20 MHz width channel with regulatory rule: [ 8.395811] cfg80211: 5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.395813] cfg80211: Updating information on frequency 5745 MHz for a 20 MHz width channel with regulatory rule: [ 8.395815] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.395817] cfg80211: Updating information on frequency 5765 MHz for a 20 MHz width channel with regulatory rule: [ 8.395820] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.395822] cfg80211: Updating information on frequency 5785 MHz for a 20 MHz width channel with regulatory rule: [ 8.395824] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.395826] cfg80211: Updating information on frequency 5805 MHz for a 20 MHz width channel with regulatory rule: [ 8.395828] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.395831] cfg80211: Updating information on frequency 5825 MHz for a 20 MHz width channel with regulatory rule: [ 8.395833] cfg80211: 5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.395839] cfg80211: Regulatory domain changed to country: US [ 8.397583] cfg80211: (start_freq - end_freq @ bandwidth), (max_antenna_gain, max_eirp) [ 8.399216] cfg80211: (2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm) [ 8.400807] cfg80211: (5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm) [ 8.402414] cfg80211: (5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.403990] cfg80211: (5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.405567] cfg80211: (5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm) [ 8.407126] cfg80211: (5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm) [ 8.619245] fedora-storage-init[2673]: Setting up Logical Volume Management: /dev/mapper/control: open failed: No such device [ 8.621214] fedora-storage-init[2673]: Failure to communicate with kernel device-mapper driver. [ 8.622956] fedora-storage-init[2673]: Check that device-mapper is available in the kernel. [ 8.641097] fedora-storage-init[2673]: No volume groups found [ 8.643207] fedora-storage-init[2673]: [ OK ] [ 8.722856] fedora-storage-init[2681]: Setting up Logical Volume Management: /dev/mapper/control: open failed: No such device [ 8.724545] fedora-storage-init[2681]: Failure to communicate with kernel device-mapper driver. [ 8.726175] fedora-storage-init[2681]: Check that device-mapper is available in the kernel. [ 8.740727] fedora-storage-init[2681]: No volume groups found [ 8.742426] fedora-storage-init[2681]: [ OK ] [ 8.785887] lvm[2689]: /dev/mapper/control: open failed: No such device [ 8.787878] lvm[2689]: Failure to communicate with kernel device-mapper driver. [ 8.789456] lvm[2689]: Check that device-mapper is available in the kernel. [ 8.804681] lvm[2689]: No volume groups found [ 9.094668] iptables.init[2704]: iptables: Applying firewall rules: FATAL: Module ip_tables not found. [ 9.096325] iptables.init[2704]: iptables-restore v1.4.12: iptables-restore: unable to initialize table 'filter' [ 9.098040] iptables.init[2704]: Error occurred at line: 3 [ 9.099689] iptables.init[2704]: Try `iptables-restore -h' or 'iptables-restore --help' for more information. [ 9.104510] iptables.init[2704]: [FAILED] [ 9.111866] /usr/sbin/crond[2727]: (CRON) INFO (Syslog will be used instead of sendmail.): No such file or directory [ 9.114513] /usr/sbin/crond[2727]: (CRON) INFO (running with inotify support) [ 9.174587] acpid[2739]: starting up with netlink and the input layer [ 9.175182] acpid[2739]: skipping incomplete file /etc/acpi/events/videoconf [ 9.175322] acpid[2739]: 1 rule loaded [ 9.175586] acpid[2739]: waiting for events: event logging is off [ 9.213691] abrtd[2740]: Init complete, entering main loop [ 9.274609] /usr/sbin/gpm[2749]: *** info [daemon/startup.c(136)]: [ 9.276372] /usr/sbin/gpm[2749]: Started gpm successfully. Entered daemon mode. [ 9.351750] ntpd[2755]: ntpd 4.2.6p4@1.2324-o Thu Oct 6 15:37:57 UTC 2011 (1) [ 9.356472] ntpd[2755]: proto: precision = 0.078 usec [ 9.356627] ntpd[2755]: 0.0.0.0 c01d 0d kern kernel time sync enabled [ 9.357041] ntpd[2755]: ntp_io: estimated max descriptors: 1024, initial socket boundary: 16 [ 9.357713] ntpd[2755]: Listen and drop on 0 v4wildcard 0.0.0.0 UDP 123 [ 9.358062] ntpd[2755]: Listen normally on 1 lo 127.0.0.1 UDP 123 [ 9.358179] ntpd[2755]: peers refreshed [ 9.358314] ntpd[2755]: Listening on routing socket on fd #18 for interface updates [ 9.360341] ntpd[2755]: restrict: error in address '::' on line 10. Ignoring... [ 9.361300] ntpd[2755]: restrict: error in address '::1' on line 16. Ignoring... [ 9.363642] ntpd[2755]: Deferring DNS for 0.fedora.pool.ntp.org 1 [ 9.364292] ntpd[2755]: Deferring DNS for 1.fedora.pool.ntp.org 1 [ 9.364866] ntpd[2755]: Deferring DNS for 2.fedora.pool.ntp.org 1 [ 9.365435] ntpd[2755]: Deferring DNS for 3.fedora.pool.ntp.org 1 [ 9.366942] ntpd[2755]: 0.0.0.0 c016 06 restart [ 9.367057] ntpd[2755]: 0.0.0.0 c012 02 freq_set kernel 6.427 PPM [ 9.367282] ntpd[2761]: signal_no_reset: signal 17 had flags 4000000 [ 9.440664] avahi-daemon[2763]: Found user 'avahi' (UID 70) and group 'avahi' (GID 70). [ 9.442307] avahi-daemon[2763]: Successfully dropped root privileges. [ 9.443888] avahi-daemon[2763]: avahi-daemon 0.6.30 starting up. [ 9.577053] tcsd[2764]: insmod: can't read '/lib/modules/3.7.0-rc1-main/kernel/drivers/char/tpm/tpm_*': No such file or directory [ 9.580122] systemd[1]: iptables.service: main process exited, code=exited, status=1 [ 9.584823] tcsd[2777]: TCSD TDDL[2777]: TrouSerS ERROR: Could not find a device to open! [ 9.593458] tcsd[2764]: Starting tcsd: [FAILED] [ 9.595759] systemd[1]: Unit iptables.service entered failed state. [ 9.694559] systemd[1]: tcsd.service: control process exited, code=exited status=137 [ 9.716901] systemd[1]: Unit tcsd.service entered failed state. [ 9.826090] dbus-daemon[2789]: dbus[2789]: [system] Activating systemd to hand-off: service name='org.freedesktop.NetworkManager' unit='dbus-org.freedesktop.NetworkManager.service' [ 9.828863] dbus[2789]: [system] Activating systemd to hand-off: service name='org.freedesktop.NetworkManager' unit='dbus-org.freedesktop.NetworkManager.service' [ 9.838390] avahi-daemon[2763]: Successfully called chroot(). [ 9.838428] avahi-daemon[2763]: Successfully dropped remaining capabilities. [ 9.838464] avahi-daemon[2763]: Loading service file /services/ssh.service. [ 9.838499] avahi-daemon[2763]: Loading service file /services/udisks.service. [ 9.838536] avahi-daemon[2763]: Network interface enumeration completed. [ 9.838571] avahi-daemon[2763]: Registering HINFO record with values 'X86_64'/'LINUX'. [ 9.838606] avahi-daemon[2763]: Server startup complete. Host name is mj.local. Local service cookie is 2095606922. [ 9.838644] dbus[2789]: [system] Successfully activated service 'org.freedesktop.systemd1' [ 9.838684] dbus-daemon[2789]: dbus[2789]: [system] Successfully activated service 'org.freedesktop.systemd1' [ 9.838721] avahi-daemon[2763]: Service "mj" (/services/udisks.service) successfully established. [ 9.838755] avahi-daemon[2763]: Service "mj" (/services/ssh.service) successfully established. [ 10.377215] r8169 0000:01:00.0 p32p1: link down [ 10.377364] r8169 0000:01:00.0 p32p1: link down [ 12.126367] r8169 0000:01:00.0 p32p1: link up [ 15.429052] uhci_hcd 0000:00:1d.1: reserve dev 3 ep01-ISO, period 1, phase 0, 233 us [ 15.454552] uhci_hcd 0000:00:1d.1: release dev 3 ep01-ISO, period 1, phase 0, 233 us [ 15.584919] uhci_hcd 0000:00:1d.1: reserve dev 3 ep01-ISO, period 1, phase 0, 233 us [ 15.611549] uhci_hcd 0000:00:1d.1: release dev 3 ep01-ISO, period 1, phase 0, 233 us [ 15.676911] uhci_hcd 0000:00:1d.1: reserve dev 3 ep01-ISO, period 1, phase 0, 233 us [ 15.708822] uhci_hcd 0000:00:1d.1: reserve dev 3 ep82-ISO, period 1, phase 0, 34 us [ 20.720620] uhci_hcd 0000:00:1d.1: release dev 3 ep82-ISO, period 1, phase 0, 34 us [ 20.724611] uhci_hcd 0000:00:1d.1: release dev 3 ep01-ISO, period 1, phase 0, 233 us [ 31.480084] CPA self-test: [ 31.498000] 4k 1046528 large 0 gb 0 x 262491[ffff880000000000-ffff8800cf7ff000] miss 198656 [ 31.516722] 4k 1046528 large 0 gb 0 x 262491[ffff880000000000-ffff8800cf7ff000] miss 198656 [ 31.534920] 4k 1046528 large 0 gb 0 x 262491[ffff880000000000-ffff8800cf7ff000] miss 198656 [ 31.534924] ok. [ 86.984503] uhci_hcd 0000:00:1d.1: reserve dev 3 ep01-ISO, period 1, phase 0, 233 us [ 87.014040] uhci_hcd 0000:00:1d.1: release dev 3 ep01-ISO, period 1, phase 0, 233 us [ 87.165729] uhci_hcd 0000:00:1d.1: reserve dev 3 ep01-ISO, period 1, phase 0, 233 us [ 87.204073] uhci_hcd 0000:00:1d.1: release dev 3 ep01-ISO, period 1, phase 0, 233 us [ 87.286432] uhci_hcd 0000:00:1d.1: reserve dev 3 ep01-ISO, period 1, phase 0, 233 us [ 92.731108] uhci_hcd 0000:00:1d.1: release dev 3 ep01-ISO, period 1, phase 0, 233 us [ 162.549018] git (3709) used greatest stack depth: 2736 bytes left [ 164.650528] tty_init_dev: 27 callbacks suppressed [ 241.482118] INFO: task gnome-settings-:3155 blocked for more than 120 seconds. [ 241.483499] "echo 0 > /proc/sys/kernel/hung_task_timeout_secs" disables this message. [ 241.484888] gnome-settings- D 0000000000000000 6136 3155 1 0x00000000 [ 241.486265] ffff8801298afcc8 0000000000000046 ffff88012993b420 0000000000000246 [ 241.487652] ffff8801298affd8 ffff8801298affd8 ffff8801298affd8 ffff8801298affd8 [ 241.489035] ffff88012993a2c0 ffff88012993b420 ffff880128cb0b80 ffff88012993b420 [ 241.490421] Call Trace: [ 241.491765] [] schedule+0x24/0x70 [ 241.493116] [] exit_mm+0x85/0x120 [ 241.494467] [] do_exit+0x13f/0x580 [ 241.495784] [] do_group_exit+0x47/0xb0 [ 241.497090] [] get_signal_to_deliver+0x21f/0x580 [ 241.498384] [] do_signal+0x24/0x120 [ 241.499673] [] ? sysret_signal+0x5/0x47 [ 241.500964] [] do_notify_resume+0x65/0xa0 [ 241.502239] [] ? trace_hardirqs_on_thunk+0x3a/0x3f [ 241.503525] [] int_signal+0x12/0x17 [ 241.504813] no locks held by gnome-settings-/3155. [ 241.506095] INFO: task gnome-settings-:3156 blocked for more than 120 seconds. [ 241.507405] "echo 0 > /proc/sys/kernel/hung_task_timeout_secs" disables this message. [ 241.508721] gnome-settings- D 00000000ffffffff 5104 3156 1 0x00000000 [ 241.510056] ffff88011c80bcc8 0000000000000046 ffff88011c80bc78 ffffffff8109ad9d [ 241.511414] ffff88011c80bfd8 ffff88011c80bfd8 ffff88011c80bfd8 ffff88011c80bfd8 [ 241.512780] ffff8801279fd6e0 ffff88012993a2c0 ffff880129809d28 ffff88012993a2c0 [ 241.514134] Call Trace: [ 241.515480] [] ? trace_hardirqs_on_caller+0x7d/0x120 [ 241.516857] [] schedule+0x24/0x70 [ 241.518219] [] exit_mm+0x85/0x120 [ 241.519592] [] do_exit+0x13f/0x580 [ 241.520952] [] do_group_exit+0x47/0xb0 [ 241.522315] [] get_signal_to_deliver+0x21f/0x580 [ 241.523687] [] do_signal+0x24/0x120 [ 241.525066] [] ? __lock_is_held+0x54/0x70 [ 241.526436] [] ? sysret_signal+0x5/0x47 [ 241.527841] [] do_notify_resume+0x65/0xa0 [ 241.529237] [] ? trace_hardirqs_on_thunk+0x3a/0x3f [ 241.530625] [] int_signal+0x12/0x17 [ 241.532009] no locks held by gnome-settings-/3156. [ 241.533386] INFO: task gnome-settings-:3157 blocked for more than 120 seconds. [ 241.534778] "echo 0 > /proc/sys/kernel/hung_task_timeout_secs" disables this message. [ 241.536196] gnome-settings- D 00000000ffffffff 5432 3157 1 0x00000000 [ 241.537632] ffff8801279efcc8 0000000000000046 ffff88012993c580 0000000000000246 [ 241.539069] ffff8801279effd8 ffff8801279effd8 ffff8801279effd8 ffff8801279effd8 [ 241.540515] ffff88012661e840 ffff88012993c580 ffff880128cb0b80 ffff88012993c580 [ 241.541961] Call Trace: [ 241.543377] [] schedule+0x24/0x70 [ 241.544802] [] exit_mm+0x85/0x120 [ 241.546226] [] do_exit+0x13f/0x580 [ 241.547642] [] do_group_exit+0x47/0xb0 [ 241.549053] [] get_signal_to_deliver+0x21f/0x580 [ 241.550468] [] ? _raw_spin_unlock_irq+0x2b/0x50 [ 241.551878] [] do_signal+0x24/0x120 [ 241.553297] [] ? might_fault+0x57/0xb0 [ 241.554726] [] ? sysret_signal+0x5/0x47 [ 241.556148] [] do_notify_resume+0x65/0xa0 [ 241.557588] [] ? trace_hardirqs_on_thunk+0x3a/0x3f [ 241.557590] [] int_signal+0x12/0x17 [ 241.557595] no locks held by gnome-settings-/3157. --MP_/+.oOB8/Bp+8RG7dQ67tiOHv Content-Type: text/x-patch Content-Transfer-Encoding: 7bit Content-Disposition: attachment; filename=revert-replace_fd.patch Partial revert of 8280d16172243702ed43432f826ca6130edb4086 From: Pavel Roskin This prevents hanging login on Fedora 16: [ 241.482118] INFO: task gnome-settings-:3155 blocked for more than 120 seconds. [ 241.483499] "echo 0 > /proc/sys/kernel/hung_task_timeout_secs" disables this message. [ 241.484888] gnome-settings- D 0000000000000000 6136 3155 1 0x00000000 [ 241.486265] ffff8801298afcc8 0000000000000046 ffff88012993b420 0000000000000246 [ 241.487652] ffff8801298affd8 ffff8801298affd8 ffff8801298affd8 ffff8801298affd8 [ 241.489035] ffff88012993a2c0 ffff88012993b420 ffff880128cb0b80 ffff88012993b420 [ 241.490421] Call Trace: [ 241.491765] [] schedule+0x24/0x70 [ 241.493116] [] exit_mm+0x85/0x120 [ 241.494467] [] do_exit+0x13f/0x580 [ 241.495784] [] do_group_exit+0x47/0xb0 [ 241.497090] [] get_signal_to_deliver+0x21f/0x580 [ 241.498384] [] do_signal+0x24/0x120 [ 241.499673] [] ? sysret_signal+0x5/0x47 [ 241.500964] [] do_notify_resume+0x65/0xa0 [ 241.502239] [] ? trace_hardirqs_on_thunk+0x3a/0x3f [ 241.503525] [] int_signal+0x12/0x17 [ 241.504813] no locks held by gnome-settings-/3155. --- fs/coredump.c | 21 ++++++++++++++++++++- 1 files changed, 20 insertions(+), 1 deletions(-) diff --git a/fs/coredump.c b/fs/coredump.c index fd37fac..1d5e301 100644 --- a/fs/coredump.c +++ b/fs/coredump.c @@ -429,6 +429,16 @@ static void wait_for_dump_helpers(struct file *file) } +static inline void __clear_close_on_exec(int fd, struct fdtable *fdt) +{ + __clear_bit(fd, fdt->close_on_exec); +} + +static inline void __set_open_fd(int fd, struct fdtable *fdt) +{ + __set_bit(fd, fdt->open_fds); +} + /* * umh_pipe_setup * helper function to customize the process used @@ -443,14 +453,23 @@ static void wait_for_dump_helpers(struct file *file) static int umh_pipe_setup(struct subprocess_info *info, struct cred *new) { struct file *files[2]; + struct fdtable *fdt; struct coredump_params *cp = (struct coredump_params *)info->data; + struct files_struct *cf = current->files; int err = create_pipe_files(files, 0); if (err) return err; cp->file = files[1]; - replace_fd(0, files[0], 0); + sys_close(0); + fd_install(0, files[0]); + spin_lock(&cf->file_lock); + fdt = files_fdtable(cf); + __set_open_fd(0, fdt); + __clear_close_on_exec(0, fdt); + spin_unlock(&cf->file_lock); + /* and disallow core files too */ current->signal->rlim[RLIMIT_CORE] = (struct rlimit){1, 1}; --MP_/+.oOB8/Bp+8RG7dQ67tiOHv-- -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/