Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp4924321ybl; Tue, 4 Feb 2020 04:35:29 -0800 (PST) X-Google-Smtp-Source: APXvYqzG922m6SGT1MvemCX7dZYwQTqq0iURJNL9DYLj1axUdCp9r3A+EalTWYYRkA1LxsvcH5BC X-Received: by 2002:aca:6542:: with SMTP id j2mr3304362oiw.69.1580819729451; Tue, 04 Feb 2020 04:35:29 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1580819729; cv=none; d=google.com; s=arc-20160816; b=qY/EFcsnbJ3fRYvrlxbYOsCx9EO+HvQVRv9nN1rOoUkJ+e862it4kd1kHJubkuexgw 2r6ThLfJ1GCYhmnVuYK3Y632N/ADj6WoKOR+NduyFBEWBQLDShJ6kBQAV7BX4SQRg0DN k8DAH1CT247wirFxDgawfrufxzpG649N7MvwI7Y4zStTlG3XYku4EN+CakV6cgS3ep2p vwFPPnx33y2++vSXmnrxEgCoCqbVHXE9UV8o2D0k2GhwvsqMj55W3UfbTyDxD4PA+k0A EdiW266w3dnyZLhXnjowhS81uSkG4nojL0rqAoYV34VgKZThiVBRsIGx3JQL6fk1kBf0 ql8A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=CN8M1OmG/ndjYXsc4+tBaY489Oq9w4ei/OwKcfZl+aU=; b=zeoltrKLeZPiPH/TQxy8zgNG+Kj0jZ96eUSZBwe71MWmw+NACKOi7yeBDLzd6fczMz 449pJXtZhRYlA3b1SlIfpWkrNyVG6nI5uSgs0CbgXkwW8vXwKMfIODSy2JWBk+TTKKVB WAsfqJVBxq0f4L6FNmJQWqVPcJ4crLq8HP6kHNtn49QES/lcADrH1fpbKCGJRMe1TBiV mK6PDYtEuTGcklhlHcxhhXQPybNF1FlQnSm/4twrTA6FZ8hNfUP1alZVLjSMZLQxmA3U /Y5YsxafMNrbb+bpxpMYMiyni7zk0iSZdBgFhoqb/Y+CDoQkygp0KF4r3l5Hl3s8Of8p hdXw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-crypto-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s11si11071363otd.245.2020.02.04.04.35.18; Tue, 04 Feb 2020 04:35:29 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-crypto-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-crypto-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727146AbgBDMeu (ORCPT + 99 others); Tue, 4 Feb 2020 07:34:50 -0500 Received: from inva020.nxp.com ([92.121.34.13]:58652 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727151AbgBDMeu (ORCPT ); Tue, 4 Feb 2020 07:34:50 -0500 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 35DF81CB9C3; Tue, 4 Feb 2020 13:34:48 +0100 (CET) Received: from inva024.eu-rdc02.nxp.com (inva024.eu-rdc02.nxp.com [134.27.226.22]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 280701CB9BF; Tue, 4 Feb 2020 13:34:48 +0100 (CET) Received: from lorenz.ea.freescale.net (lorenz.ea.freescale.net [10.171.71.5]) by inva024.eu-rdc02.nxp.com (Postfix) with ESMTP id 4E38120569; Tue, 4 Feb 2020 13:34:47 +0100 (CET) From: Iuliana Prodan To: Herbert Xu , Baolin Wang , Ard Biesheuvel , Corentin Labbe , Horia Geanta , Maxime Coquelin , Alexandre Torgue , Maxime Ripard Cc: Aymen Sghaier , "David S. Miller" , Silvano Di Ninno , Franck Lenormand , linux-crypto@vger.kernel.org, linux-kernel@vger.kernel.org, linux-imx , Iuliana Prodan Subject: [PATCH v2 2/2] crypto: engine - support for batch requests Date: Tue, 4 Feb 2020 14:34:20 +0200 Message-Id: <1580819660-30211-3-git-send-email-iuliana.prodan@nxp.com> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1580819660-30211-1-git-send-email-iuliana.prodan@nxp.com> References: <1580819660-30211-1-git-send-email-iuliana.prodan@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-crypto-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org Added support for batch requests, per crypto engine. A new callback is added, do_batch_requests, which executes a batch of requests. This has the crypto_engine structure as argument (for cases when more than one crypto-engine is used). The crypto_engine_alloc_init_and_set function, initializes crypto-engine, and also, sets the do_batch_requests callback. On crypto_pump_requests, if do_batch_requests callback is implemented in a driver, this will be executed. The link between the requests will be done in driver, in do_one_request(). Signed-off-by: Iuliana Prodan --- crypto/crypto_engine.c | 17 ++++++++++++++++- include/crypto/engine.h | 3 +++ 2 files changed, 19 insertions(+), 1 deletion(-) diff --git a/crypto/crypto_engine.c b/crypto/crypto_engine.c index aba934f..378772e 100644 --- a/crypto/crypto_engine.c +++ b/crypto/crypto_engine.c @@ -162,6 +162,12 @@ static void crypto_pump_requests(struct crypto_engine *engine, return; out: spin_unlock_irqrestore(&engine->queue_lock, flags); + if (engine->do_batch_requests) { + ret = engine->do_batch_requests(engine); + if (ret) + dev_err(engine->dev, "failed to do batch requests: %d\n", + ret); + } } static void crypto_pump_work(struct kthread_work *work) @@ -396,6 +402,12 @@ EXPORT_SYMBOL_GPL(crypto_engine_stop); * callback(struct crypto_engine *engine) * where: * @engine: the crypto engine structure. + * @cbk_do_batch: pointer to a callback function to be invoked when executing a + * a batch of requests. + * This has the form: + * callback(struct crypto_engine *engine) + * where: + * @engine: the crypto engine structure. * @rt: whether this queue is set to run as a realtime task * @qlen: maximum size of the crypto-engine queue * @@ -404,6 +416,7 @@ EXPORT_SYMBOL_GPL(crypto_engine_stop); */ struct crypto_engine *crypto_engine_alloc_init_and_set(struct device *dev, bool (*cbk_can_enq)(struct crypto_engine *engine), + int (*cbk_do_batch)(struct crypto_engine *engine), bool rt, int qlen) { struct sched_param param = { .sched_priority = MAX_RT_PRIO / 2 }; @@ -423,6 +436,8 @@ struct crypto_engine *crypto_engine_alloc_init_and_set(struct device *dev, engine->idling = false; engine->priv_data = dev; engine->can_enqueue_more = cbk_can_enq; + engine->do_batch_requests = cbk_do_batch; + snprintf(engine->name, sizeof(engine->name), "%s-engine", dev_name(dev)); @@ -456,7 +471,7 @@ EXPORT_SYMBOL_GPL(crypto_engine_alloc_init_and_set); */ struct crypto_engine *crypto_engine_alloc_init(struct device *dev, bool rt) { - return crypto_engine_alloc_init_and_set(dev, NULL, rt, + return crypto_engine_alloc_init_and_set(dev, NULL, NULL, rt, CRYPTO_ENGINE_MAX_QLEN); } EXPORT_SYMBOL_GPL(crypto_engine_alloc_init); diff --git a/include/crypto/engine.h b/include/crypto/engine.h index 07c3f80..27cddc4 100644 --- a/include/crypto/engine.h +++ b/include/crypto/engine.h @@ -34,6 +34,7 @@ * @unprepare_crypt_hardware: there are currently no more requests on the * queue so the subsystem notifies the driver that it may relax the * hardware by issuing this call + * @do_batch_requests: execute a batch of requests * @can_enqueue_more: callback to check whether the hardware can process * a new request * @kworker: kthread worker struct for request pump @@ -55,6 +56,7 @@ struct crypto_engine { int (*prepare_crypt_hardware)(struct crypto_engine *engine); int (*unprepare_crypt_hardware)(struct crypto_engine *engine); + int (*do_batch_requests)(struct crypto_engine *engine); bool (*can_enqueue_more)(struct crypto_engine *engine); struct kthread_worker *kworker; @@ -103,6 +105,7 @@ int crypto_engine_stop(struct crypto_engine *engine); struct crypto_engine *crypto_engine_alloc_init(struct device *dev, bool rt); struct crypto_engine *crypto_engine_alloc_init_and_set(struct device *dev, bool (*cbk_can_enq)(struct crypto_engine *engine), + int (*cbk_do_batch)(struct crypto_engine *engine), bool rt, int qlen); int crypto_engine_exit(struct crypto_engine *engine); -- 2.1.0