Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp3416474ybv; Tue, 25 Feb 2020 00:54:04 -0800 (PST) X-Google-Smtp-Source: APXvYqyES0M8pimAgPo/c9L6/7CIPM6YDInkJcRA7VtsOLVhrRdPV6Uwswrw7MLFS1TZefdYQP/6 X-Received: by 2002:a9d:6ac2:: with SMTP id m2mr44160920otq.191.1582620844668; Tue, 25 Feb 2020 00:54:04 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1582620844; cv=none; d=google.com; s=arc-20160816; b=kDFRAb9vJnXUrkGlywU8rchoYM3u4baqx6b4NYH30jRV5TxYN1Xl6PYRj1bZqhdVLy cAaM+kaoAJOaYi5Yn5qVGnWlXaO1stVg9OLNGJtR6NzZJFB30xWqKO2GTJFgJjMV6gC5 B/VqDCHmXFNXr3S8OAUtPrxfJkZ+YtXvM61RkEpHn2L4a25hehl5TokxgKo25QdEXQFx suR99qMN+dNETidI4kpHMXq1273WvaUbuHF8BC8LQOoYVlTyhCRPo3pgzaczqv1I0Vr5 q47OJIfTn4QI05YPOXaJ27pXnk3l4MYKHtn/oeOgq6tMtFy47HcY6da5EK4dICMb0o+d hhoQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:in-reply-to :mime-version:user-agent:date:message-id:from:cc:references:to :subject; bh=hxjdRp1i1uuAO/4v2eF4JgJ+xXMGINt3+cj5HQavyPU=; b=ilRiaOjFfWE7re/Al1xA0a0BEYkR6tilwPs4ekl7eMmAepQ1LCPshnBB9/qfnCqDfN v70n602Ub5A0FaFjbdN//r5zxtGMfcUFj/QR0DEB6pXm/u+x5bd1f/SO83tZZWCIYYIL uLdHuSaVbQonWDvYIllGGCSWsg2vWnacl7un+XiNMzyNIdSoB6KeP7DsYOFoT70S4nAo zSWX2+bKX0hSE7uFiiRwGlDxlO5Tm3XGQvzHj7hy2dX4BXbio9AEKQALNQjYLnbDMy5/ VVyP9+QwisC8Qku0meZR5FQaiALdJj9Lm5wK2tK3js05Xx3+1kJWtHWQdX82hD4ID+Qo mhFA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-crypto-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p7si7726252ota.299.2020.02.25.00.53.52; Tue, 25 Feb 2020 00:54:04 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-crypto-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-crypto-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-crypto-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729848AbgBYIpJ (ORCPT + 99 others); Tue, 25 Feb 2020 03:45:09 -0500 Received: from szxga05-in.huawei.com ([45.249.212.191]:10685 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726039AbgBYIpJ (ORCPT ); Tue, 25 Feb 2020 03:45:09 -0500 Received: from DGGEMS408-HUB.china.huawei.com (unknown [172.30.72.58]) by Forcepoint Email with ESMTP id A4B06844C2A59F67CC37; Tue, 25 Feb 2020 16:45:05 +0800 (CST) Received: from [127.0.0.1] (10.63.139.185) by DGGEMS408-HUB.china.huawei.com (10.3.19.208) with Microsoft SMTP Server id 14.3.439.0; Tue, 25 Feb 2020 16:44:58 +0800 Subject: Re: [PATCH -next] crypto: hisilicon - qm depends on UACCE To: Hongbo Yao , , References: <20200225030356.44008-1-yaohongbo@huawei.com> CC: , , , From: Zhou Wang Message-ID: <5E54DE89.2030703@hisilicon.com> Date: Tue, 25 Feb 2020 16:44:57 +0800 User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:38.0) Gecko/20100101 Thunderbird/38.5.1 MIME-Version: 1.0 In-Reply-To: <20200225030356.44008-1-yaohongbo@huawei.com> Content-Type: text/plain; charset="windows-1252" Content-Transfer-Encoding: 7bit X-Originating-IP: [10.63.139.185] X-CFilter-Loop: Reflected Sender: linux-crypto-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-crypto@vger.kernel.org On 2020/2/25 11:03, Hongbo Yao wrote: > If UACCE=m and CRYPTO_DEV_HISI_QM=y, the following error > is seen while building qm.o: > > drivers/crypto/hisilicon/qm.o: In function `hisi_qm_init': > (.text+0x23c6): undefined reference to `uacce_alloc' > (.text+0x2474): undefined reference to `uacce_remove' > (.text+0x286b): undefined reference to `uacce_remove' > drivers/crypto/hisilicon/qm.o: In function `hisi_qm_uninit': > (.text+0x2918): undefined reference to `uacce_remove' > make[1]: *** [vmlinux] Error 1 > make: *** [autoksyms_recursive] Error 2 > > It has the similar issue while CONFIG_CRYPTO_DEV_HISI_ZIP=y, fix > the config dependency for QM or ZIP here. > > reported-by: Hulk Robot > Signed-off-by: Hongbo Yao > --- > drivers/crypto/hisilicon/Kconfig | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/drivers/crypto/hisilicon/Kconfig b/drivers/crypto/hisilicon/Kconfig > index 8851161f722f..b35c2ec15bc2 100644 > --- a/drivers/crypto/hisilicon/Kconfig > +++ b/drivers/crypto/hisilicon/Kconfig > @@ -40,6 +40,7 @@ config CRYPTO_DEV_HISI_QM > tristate > depends on ARM64 || COMPILE_TEST > depends on PCI && PCI_MSI > + depends on UACCE > help > HiSilicon accelerator engines use a common queue management > interface. Specific engine driver may use this module. > Indeed, this driver does not depend on uacce fully, as if there is no uacce, it still can register to kernel crypto. Seems that changing uacce config to bool can avoid this problem. Best, Zhou